NDLI: A digital neural network architecture using random pulse trains

Content Provider	IEEE Xplore Digital Library
Author	Erten, G. Goodman, R.M.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. Eng., California Inst. of Technol., Pasadena, CA, USA (Erten, G.; Goodman, R.M.)
Abstract	A digital neural network architecture generating and processing random pulse trains is described, along with its unique advantages over existing comparable systems. In addition, test results from the VLSI implementation of its multiplication scheme are presented. As can be inferred from the test plots, the circuit is robust and quite accurate over a wide range of clock frequencies. This robustness is believed to be congenial to the exploration of novel training algorithms in such a system. One could, by reducing the time constant of the time averaging circuit and thus averaging the pulse train over a smaller number of clock cycles, get significant variations in output activity for the same input. The use of the statistical properties of these variations among computing units could have novel implications in weight update decisions during training.
Starting Page	190
Ending Page	195
File Size	310337
Page Count	6
File Format	PDF
ISBN	0780305590
DOI	10.1109/IJCNN.1992.287137
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-06-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Neural networks Computer architecture Computer networks Very large scale integration Transfer functions Embedded computing Pulse generation Pulse amplifiers Sampling methods Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VLSI implementation of a fully parallel stochastic neural network

A VLSI architecture of a random pulse neural network

Design of coupling resistor networks for neural network hardware

Arithmetic for digital neural networks

Applications of random-pulse machine concept to neural network design

A VLSI friendly neural network with localised transfer functions

Modeling orientation selectivity using a neuromorphic multi-chip system

A multi-layer neural network architecture with external weight memory

Analog hardware implementation of the random neural network model

A digital neural network architecture using random pulse trains

Similar Documents

VLSI implementation of a fully parallel stochastic neural network

A VLSI architecture of a random pulse neural network

Design of coupling resistor networks for neural network hardware

Arithmetic for digital neural networks

Applications of random-pulse machine concept to neural network design

A VLSI friendly neural network with localised transfer functions

Modeling orientation selectivity using a neuromorphic multi-chip system

A multi-layer neural network architecture with external weight memory

Analog hardware implementation of the random neural network model

A digital neural network architecture using random pulse trains