NDLI: Improve the Stability and the Accuracy of Power Hardware-in-the-Loop Simulation by Selecting Appropriate Interface Algorithms

Content Provider	IEEE Xplore Digital Library
Author	Ren, W. Steurer, M. Baldwin, T.L.
Copyright Year	2007
Description	Author affiliation: Florida State Univ., Tallahassee (Ren, W.; Steurer, M.; Baldwin, T.L.)
Abstract	The closed-loop stability and the simulation accuracy are two paramount issues in power hardware-in-the-loop simulation in regard to the operational safety and the experiment reliability. In this paper, the stability issue of the power HIL simulation is first introduced with a simple example. A stability analysis and accuracy estimation method based on the system's loop transfer function is later given. Five different interface algorithms are described and their respective characteristics with respect to the system stability are compared. Through Matlab simulations and field experiments of two representative power HIL examples, it is revealed that certain interface algorithms exhibit higher stability and accuracy than the others under the given conditions. A recommendation for selecting appropriate interface algorithms is finally proposed at the end of the paper.
Starting Page	1
Ending Page	7
File Size	1667768
Page Count	7
File Format	PDF
ISBN	1424412900
DOI	10.1109/ICPS.2007.4292112
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-06
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power system simulation Computational modeling Hardware Power system stability Electronic equipment testing Power system reliability System testing Stability analysis Software testing Power system transients Simulation stability Power Hardware-in-the-Loop simulation Interface Algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improve the Stability and the Accuracy of Power Hardware-in-the-Loop Simulation by Selecting Appropriate Interface Algorithms

A new control method for the power interface in power hardware-in-the-loop simulation to compensate for the time delay

Accuracy evaluation of power hardware-in-the-loop simulation of a boost chopper

Studies in power hardware in the loop (PHIL) simulation using real-time digital simulator (RTDS)

Embedded, high-speed real-time (HSRT) simulations

A Modular Real-Time Simulation Platform Based on the Virtual Test Bed

Improved power hardware-in-the-loop interface algorithm using wideband system identification

Compensating for Interface Equipment Limitations to Improve Simulation Accuracy of Real-Time Power Hardware In Loop Simulation

An effective method for evaluating the accuracy of Power Hardware-in-the-Loop simulations

Improve the Stability and the Accuracy of Power Hardware-in-the-Loop Simulation by Selecting Appropriate Interface Algorithms

Similar Documents

Improve the Stability and the Accuracy of Power Hardware-in-the-Loop Simulation by Selecting Appropriate Interface Algorithms

A new control method for the power interface in power hardware-in-the-loop simulation to compensate for the time delay

Accuracy evaluation of power hardware-in-the-loop simulation of a boost chopper

Studies in power hardware in the loop (PHIL) simulation using real-time digital simulator (RTDS)

Embedded, high-speed real-time (HSRT) simulations

A Modular Real-Time Simulation Platform Based on the Virtual Test Bed

Improved power hardware-in-the-loop interface algorithm using wideband system identification

Compensating for Interface Equipment Limitations to Improve Simulation Accuracy of Real-Time Power Hardware In Loop Simulation

An effective method for evaluating the accuracy of Power Hardware-in-the-Loop simulations

Improve the Stability and the Accuracy of Power Hardware-in-the-Loop Simulation by Selecting Appropriate Interface Algorithms