NDLI: Compressed quadtree with content-addressable memory

Content Provider	IEEE Xplore Digital Library
Author	Dekun Yang
Copyright Year	1994
Description	Author affiliation: Comput. Lab., Cambridge Univ., UK (Dekun Yang)
Abstract	The paper is concerned with the development of linear quadtree structure for image coding with the objective of making it more compact and suitable for content addressable memory (CAM) implementation. Linear quadtree represents an image by a collection of leaf nodes which are represented by locational nodes. The author aims at reducing the number of locational codes by making use of the coherence of regions. The underlying idea is to extend the use of "dont care" state in the CAM-based linear quadtree to exploit more spatial coherence. The author proposes a new hierarchical data structure, named as quad-quadtree, which is based on the recursive subdivision of an image into 16 equal-sized sub-images until each is homogeneous or until a sufficiently fine resolution is reached. The quad-quadtree differs from other quadtree structures in that it reduces the number of codes by using rearranged labelling order and merging homogeneous regions. Experimental results obtained on real data demonstrate its space efficiency and usefulness.
Starting Page	395
Ending Page	399
File Size	561584
Page Count	5
File Format	PDF
ISBN	0818669527
DOI	10.1109/ICIP.1994.413599
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-11-13
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image coding Associative memory Computer aided manufacturing CADCAM Spatial coherence Data structures Spatial resolution Image resolution Labeling Merging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Connex Content Addressable Memory $(C^{2}AM)$

Coding for sensing in Content Addressable Memories

Integrated circuit content addressable memories

Application of Multi-ported CAM for Parallel Coding

A boolean content addressable memory and its applications

Content Addressable Memory with Parallel Write Facilities

High Speed Content Addressable Memory

A 336-kbit content addressable memory for highly parallel image processing

A special-purpose content addressable memory chip for real-time image processing

Compressed quadtree with content-addressable memory

Similar Documents

The Connex Content Addressable Memory $(C^{2}AM)$

Coding for sensing in Content Addressable Memories

Integrated circuit content addressable memories

Application of Multi-ported CAM for Parallel Coding

A boolean content addressable memory and its applications

Content Addressable Memory with Parallel Write Facilities

High Speed Content Addressable Memory

A 336-kbit content addressable memory for highly parallel image processing

A special-purpose content addressable memory chip for real-time image processing

Compressed quadtree with content-addressable memory