NDLI: Implementation of 2D-DCT on XC4000 series FPGA using DFT-based DSFG and DA architectures

Content Provider	IEEE Xplore Digital Library
Author	Kiryukhin, G. Celenk, M.
Copyright Year	2001
Description	Author affiliation: Sch. of Electr. Eng. & Comput. Sci., Ohio Univ., Athens, OH, USA (Kiryukhin, G.)
Abstract	In many multimedia applications, image processing tools require very high speed implementation of the two-dimensional (2D) discrete cosine transform (DCT). Two 2D-DCT architectures were realized based on the decomposition of 2D-DCT into two one-dimensional (1D) DCT. Each of the resultant 1D-DCT was implemented using a flow-graph (FG) representation of the real part of the Fourier transform for the first architecture and the distributed arithmetic (DA) for the second architecture, respectively. Error simulation was performed for different data word lengths, and average and maximum absolute errors were calculated for both architectures for several possible worst cases. Based on the simulation results, the correct word sizes were determined for both implementations. By describing the FG architecture in VHDL and implementing it in the Xilinx XC4000 series FPGA chip, our results showed that the proposed technique utilized less combinational logic blocks (CLB) as compared to the FG realization in Kumar et al., (1999), and at the same time provided performance increase of up to 28% (190 Mpix/sec).
Sponsorship	IEEE Signal Process. Soc
Starting Page	302
Ending Page	305
File Size	401878
Page Count	4
File Format	PDF
ISBN	0780367251
DOI	10.1109/ICIP.2001.958111
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-10-07
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Discrete cosine transforms Computer architecture Signal processing algorithms Matrix decomposition Arithmetic Video compression Image coding Read only memory Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in