NDLI: Stream register files with indexed access

Content Provider	IEEE Xplore Digital Library
Author	Jayasena, N. Erez, M. Ahn, J.H. Dally, W.J.
Copyright Year	2004
Description	Author affiliation: Comput. Syst. Lab., Stanford Univ., CA, USA (Jayasena, N.; Erez, M.; Ahn, J.H.; Dally, W.J.)
Abstract	Many current programmable architecture designed to exploit data parallelism require computation to be structured to operate on sequentially accessed vectors or streams of data. Applications with less regular data access patterns perform sub-optimally on such architectures. We present a register file for streams (SRF) that allows arbitrary, indexed accesses. Compared to sequential SRF access, indexed access captures more temporal locality, reduces data replication in the SRF, and provides efficient support for certain types of complex access patterns. Our simulations show that indexed SRF access provides speedups of 1.03x to 4.1x and memory bandwidth reductions of up to 95% over sequential SRF access for a set of benchmarks representative of data-parallel applications with irregular accesses. Indexed SRF access also provides greater speedups than caches for a number of application classes despite significantly lower hardware costs. The area overhead of our indexed SRF implementation is 11%-22% over a sequentially accessed SRF, which corresponds to a modest 1.5%-3% increase in the total die area of a typical stream processor.
Sponsorship	IEEE Comput. Soc. Tech. Council on Comput. Architecture
Starting Page	60
Ending Page	72
File Size	429485
Page Count	13
File Format	PDF
ISBN	0769520537
ISSN	15300897
DOI	10.1109/HPCA.2004.10007
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-14
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing Registers Concurrent computing Delay Computer architecture Bandwidth Application software Microprocessors Graphics Cryptography
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel access to files in the Vesta file system

Optimizing Bandwidth Constraint through Register Interconnection for Stream Processors

Compiler-controlled caching in superword register files for multimedia extension architectures

Non-consistent dual register files to reduce register pressure

Stream Register Files with Indexed Access (2004)

Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications

Evaluating the Data Access Efficiency of Imagine Stream Processor with Scientific Applications

Exploiting value locality in physical register files

Asymmetrically Banked Value-Aware Register Files

Stream register files with indexed access

Similar Documents

Parallel access to files in the Vesta file system

Optimizing Bandwidth Constraint through Register Interconnection for Stream Processors

Compiler-controlled caching in superword register files for multimedia extension architectures

Non-consistent dual register files to reduce register pressure

Stream Register Files with Indexed Access (2004)

Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications

Evaluating the Data Access Efficiency of Imagine Stream Processor with Scientific Applications

Exploiting value locality in physical register files

Asymmetrically Banked Value-Aware Register Files

Stream register files with indexed access