NDLI: Control speculation in multithreaded processors through dynamic loop detection

Content Provider	IEEE Xplore Digital Library
Author	Tubella, J. Gonzalez, A.
Copyright Year	1998
Description	Author affiliation: Dept. d'Arquitectura de Computadors, Univ. Politecnica de Catalunya, Barcelona, Spain (Tubella, J.)
Abstract	This paper presents a mechanism to dynamically detect the loops that are executed in a program. This technique detects the beginning and the termination of the iterations and executions of the loops without compiler/user intervention. We propose to apply this dynamic loop detection to the speculation of multiple threads of control dynamically obtained from a sequential program. Based an the highly predictable behavior of the loops, the history of the past executed loops is used to speculate the future instruction sequence. The overall objective is to dynamically obtain coarse grain parallelism (at the thread level) that can be exploited by a multithreaded architecture. We show that for a 4-context multithreaded processor the speculation mechanism provides around 2.6 concurrent threads in average.
Starting Page	14
Ending Page	23
File Size	42690
Page Count	10
File Format	PDF
ISBN	0818683236
DOI	10.1109/HPCA.1998.650542
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-02-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Yarn Program processors Parallel processing Hardware Proposals Electronic mail History Microprocessors Performance analysis Concrete
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Two-Path Limited Speculation Method for Static/Dynamic Optimization in Multithreaded Systems

Control Speculation in Multithreaded Processors through Dynamic Loop Detection (1998)

Control Speculation in Multithreaded Processors through Dynamic Loop Detection (1998)

Dynamic thread resizing for speculative multithreaded processors

A quantitative assessment of thread-level speculation techniques

Control flow speculation in multiscalar processors

Thread-spawning schemes for speculative multithreading

Loop Scheduling for Multithreaded Processors

Using Cell Processors for Intrusion Detection through Regular Expression Matching with Speculation

Control speculation in multithreaded processors through dynamic loop detection

Similar Documents

Two-Path Limited Speculation Method for Static/Dynamic Optimization in Multithreaded Systems

Control Speculation in Multithreaded Processors through Dynamic Loop Detection (1998)

Control Speculation in Multithreaded Processors through Dynamic Loop Detection (1998)

Dynamic thread resizing for speculative multithreaded processors

A quantitative assessment of thread-level speculation techniques

Control flow speculation in multiscalar processors

Thread-spawning schemes for speculative multithreading

Loop Scheduling for Multithreaded Processors

Using Cell Processors for Intrusion Detection through Regular Expression Matching with Speculation

Control speculation in multithreaded processors through dynamic loop detection