NDLI: Distributed prefetch-buffer/cache design for high performance memory systems

Content Provider	IEEE Xplore Digital Library
Author	Alexander, T. Kedem, G.
Copyright Year	1996
Description	Author affiliation: Dept. of Comput. Sci. & Electr. Eng., Duke Univ., Durham, NC, USA (Alexander, T.; Kedem, G.)
Abstract	Microprocessor execution speeds are improving at a rate of 50%-80% per year while DRAM access times are improving at a much lower rate of 5%-10% per year. Computer systems are rapidly approaching the point at which overall system performance is determined not by the speed of the CPU but by the memory system speed. We present a high performance memory system architecture that overcomes the growing speed disparity between high performance microprocessors and current generation DRAMs. A novel prediction and prefetching technique is combined with a distributed cache architecture to build a high performance memory system. We use a table based prediction scheme with a prediction cache to prefetch data from the on-chip DRAM array to an on-chip SRAM prefetch buffer. By prefetching data we are able to hide the large latency associated with DRAM access and cycle times. Our experiments show that with a small (32 KB) prediction cache we can get an effective main memory access time that is close to the access time of larger secondary caches.
Starting Page	254
Ending Page	263
File Size	958800
Page Count	10
File Format	PDF
ISBN	0818672374
DOI	10.1109/HPCA.1996.501191
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-02-03
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prefetching Random access memory Microprocessors Delay Bandwidth Hardware Computer science Gears System performance Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Distributed prefetch-buffer/cache design for high performance memory systems (1996).

Distributed prefetch-buffer/cache design for high performance memory systems.

Locality vs. criticality

New Prefetch Technique Design for L2 Cache

High bandwidth on-chip cache design

A Multi-VC Dynamically Shared Buffer with Prefetch for Network on Chip

Evaluating stream buffers as a secondary cache replacement

Data Cache Prefetching Using a Global History Buffer

Data cache prefetching using a global history buffer

Distributed prefetch-buffer/cache design for high performance memory systems

Similar Documents

Distributed prefetch-buffer/cache design for high performance memory systems (1996).

Distributed prefetch-buffer/cache design for high performance memory systems.

Locality vs. criticality

New Prefetch Technique Design for L2 Cache

High bandwidth on-chip cache design

A Multi-VC Dynamically Shared Buffer with Prefetch for Network on Chip

Evaluating stream buffers as a secondary cache replacement

Data Cache Prefetching Using a Global History Buffer

Data cache prefetching using a global history buffer

Distributed prefetch-buffer/cache design for high performance memory systems