NDLI: Understanding Power Efficiency of TCP/IP Packet Processing over 10GbE

Content Provider	IEEE Xplore Digital Library
Author	Guangdeng Liao Xia Zhu Larsen, S. Bhuyan, L. Huggahalli, R.
Copyright Year	2010
Abstract	With the rapid evolution of network speed from 1Gbps to 10Gbps, a wide spectrum of research has been done on TCP/IP to improve its processing efficiency on general purpose processors. However, most of them did studies only from the performance perspective and ignored its power efficiency. As power has become a major concern in data centers, where servers are often interconnected with 10GbE, it becomes critical to understand power efficiency of TCP/IP packet processing over 10GbE. In this paper, we extensively examine power consumption of TCP/IP packet processing over 10GbE on Intel Nehalem platforms across a range of I/O sizes by using a power analyzer. In order to understand the power consumption, we use an external Data Acquisition System (DAQ) to obtain a breakdown of power consumption for individual hardware components such as CPU, memory and NIC etc. In addition, as integrated NIC architectures are gaining more attention in high-end servers, we also study power consumption of TCP/IP packet processing on an integrated NIC by using a Sun Niagara 2 processor with two integrated 10GbE NICs. We carefully compare the power efficiency of using an integrated NIC with using a PCI-E based discrete NIC. We make many new observations as follows: 1) Unlike 1GbE NICs, 10GbE NICs have high idle power dissipation, and TCP/IP packet processing over 10GbE consumes significant dynamic power. 2) Our power breakdown reveals that CPU is the major source of the dynamic power consumption, followed by memory. As the I/O size increases, the CPU power consumption reduces but the memory power consumption grows. Compared to CPU and memory, NIC has low dynamic power consumption. 3) Large I/O sizes are much more power efficient than small I/O sizes. 4) While integrating a 10GbE NIC slightly increases CPU power consumption, it not only reduces system idle power dissipation due to elimination of PCI-E interface in NICs, but also achieves dynamic power savings due to better processing efficiency. Our studies motivate us to design a more power efficient server architecture, which can be used in the next generation data centers.
Starting Page	32
Ending Page	39
File Size	700721
Page Count	8
File Format	PDF
ISBN	9781424485475
DOI	10.1109/HOTI.2010.14
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-08-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand IP networks Servers Memory management Hardware Program processors Sun Niagara 2 10GbE TCP/IP Packet Processing Integrated NIC Discrete NIC Power Consumption Nehalem
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance Measurement of an Integrated NIC Architecture with 10GbE

Impacts of Indirect Blocks on Buffer Cache Energy Efficiency

Traffic-aware power optimization for network applications on multicore servers

A Probabilistic Model for Estimating the Power Consumption of Processors and Network Interface Cards

Power Consumption Estimation Models for Processors, Virtual Machines, and Servers

Analyzing the Energy Efficiency of the Memory Subsystem in Multicore Processors

Workload-aware Power Management of Cluster Systems

Modelling and analysing the power consumption of idle servers

Evaluation of Energy-Efficient Cluster Server Using Embedded Processors

Understanding Power Efficiency of TCP/IP Packet Processing over 10GbE

Similar Documents

Performance Measurement of an Integrated NIC Architecture with 10GbE

Impacts of Indirect Blocks on Buffer Cache Energy Efficiency

Traffic-aware power optimization for network applications on multicore servers

A Probabilistic Model for Estimating the Power Consumption of Processors and Network Interface Cards

Power Consumption Estimation Models for Processors, Virtual Machines, and Servers

Analyzing the Energy Efficiency of the Memory Subsystem in Multicore Processors

Workload-aware Power Management of Cluster Systems

Modelling and analysing the power consumption of idle servers

Evaluation of Energy-Efficient Cluster Server Using Embedded Processors

Understanding Power Efficiency of TCP/IP Packet Processing over 10GbE