NDLI: DiffServ over network processors: implementation and evaluation

Content Provider	IEEE Xplore Digital Library
Author	Ying-Dar Lin Yi-Neng Lin Shun-Chin Yang Yu-Sheng Lin
Copyright Year	2002
Description	Author affiliation: Dept. of Comput. & Inf. Sci., Nat. Chiao Tung Univ., Hsinchu, Taiwan (Ying-Dar Lin; Yi-Neng Lin)
Abstract	Network processors are emerging as a programmable alternative to the traditional ASIC-based solutions in scaling up the data-plane processing of network services. This work, rather than proposing new algorithms, illustrates the process of and examines the performance issues in, prototyping a DiffServ edge router with IXP1200. The external benchmarks reveal that though the system can scale to wire-speed of 1.8 Gbps in simple IP forwarding, the throughput declines to 180 Mbps/spl sim/290 Mbps when DiffServ is performed due to the double bottlenecks of SRAM and microengines. Through internal benchmarks, the performance bottleneck was found to be able to shift from one place to another given different network services and algorithms. Most of the result reported here remain the same for other NPs since they have similar architectures and components.
Sponsorship	IEEE Comput. Soc
Starting Page	121
Ending Page	126
File Size	1025403
Page Count	6
File Format	PDF
ISBN	0769516505
DOI	10.1109/CONECT.2002.1039267
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-08-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Diffserv networks Scalability Computer networks Throughput Random access memory Communication system traffic control Coprocessors Acceleration Switches Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VPN gateways over network processors: implementation and evaluation

DiffServ edge routers over network processors: implementation and evaluation

Implementation of integrative information transmission in substation with DiffServ network

Efficient call admission control methods in DiffServ architecture

Performance modeling and architecture exploration of network processors

End-to-end QoS of integrated multi-class traffic in a DiffServ network

gTFRC : a QoS-aware congestion control algorithm

Testing of DiffServ performance over a U.S. Navy satellite communication network

Hardware Acceleration for Media/Transaction Applications in Network Processors

DiffServ over network processors: implementation and evaluation

Similar Documents

VPN gateways over network processors: implementation and evaluation

DiffServ edge routers over network processors: implementation and evaluation

Implementation of integrative information transmission in substation with DiffServ network

Efficient call admission control methods in DiffServ architecture

Performance modeling and architecture exploration of network processors

End-to-end QoS of integrated multi-class traffic in a DiffServ network

gTFRC : a QoS-aware congestion control algorithm

Testing of DiffServ performance over a U.S. Navy satellite communication network

Hardware Acceleration for Media/Transaction Applications in Network Processors

DiffServ over network processors: implementation and evaluation