NDLI: Remote application scheduling on metacomputing systems

Content Provider	IEEE Xplore Digital Library
Author	James, H.A. Hawick, K.A.
Copyright Year	1999
Description	Author affiliation: Dept. of Comput. Sci., Adelaide Univ., SA, Australia (James, H.A.)
Abstract	Efficient and robust metacomputing requires the decomposition of complex jobs into tasks that must be scheduled on distributed processing nodes. There are various ways of creating a schedule and implementing it efficiently, depending upon global system state knowledge. Many computations may be structured as process networks, where data is either pushed from the source node to the target node where it will be used, or is pulled from source to target at the instigation of the target. We have developed a metacomputing infrastructure to investigate this idea, which employs the concept of a rich data pointer, the DISCWorld Remote Access Mechanism (DRAM), which can point to either data or services, and can be traded in a client/multiple-server model. We present an extension of the DRAM concept and implementation to represent and describe data that has not yet been created, the "DRAM Future" (DRAMF). We show how the use of the DRAMF facilitates efficient metacomputing scheduling and runtime optimisation on high performance distributed systems. We present a recursive algorithm for determining the optimal placement of a job's components in the presence of partial system state information. This algorithm uses only a selected subset of all available processing nodes, and we implement it using DRAMFs. There are many research issues to consider when designing a robust and general algorithm for scheduling and process placement on distributed systems. We address some of these issues in our Distributed Information Systems Control World project[6] as do other research projects[2].
Starting Page	349
Ending Page	350
File Size	217674
Page Count	2
File Format	PDF
ISBN	0780356810
ISSN	10828907
DOI	10.1109/HPDC.1999.805322
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-08-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Metacomputing Processor scheduling Robustness Random access memory Distributed processing Computer networks Runtime Algorithm design and analysis Scheduling algorithm Distributed information systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Macro-Dataflow using Software Distributed Shared Memory

Proteus: a runtime reconfigurable distributed shared memory system

Processor Allocation and Scheduling of Macro Dataflow Graphs on Distributed Memory Multicomputers by the PARADIGM Compiler

Performance of Random Access Scheduling Schemes in Multi-hop Wireless Networks

Metascheduling: a scheduling model for metacomputing systems

Queue management for QoS provision build on network processor

Using processor affinity in loop scheduling on shared-memory multiprocessors

Competitive dynamic multiprocessor allocation for parallel applications

Design of an efficient memory subsystem for network processor

Remote application scheduling on metacomputing systems

Similar Documents

Macro-Dataflow using Software Distributed Shared Memory

Proteus: a runtime reconfigurable distributed shared memory system

Processor Allocation and Scheduling of Macro Dataflow Graphs on Distributed Memory Multicomputers by the PARADIGM Compiler

Performance of Random Access Scheduling Schemes in Multi-hop Wireless Networks

Metascheduling: a scheduling model for metacomputing systems

Queue management for QoS provision build on network processor

Using processor affinity in loop scheduling on shared-memory multiprocessors

Competitive dynamic multiprocessor allocation for parallel applications

Design of an efficient memory subsystem for network processor

Remote application scheduling on metacomputing systems