NDLI: VOIQ: a practical high-performance architecture for the implementation of single-buffered routers

Content Provider	IEEE Xplore Digital Library
Author	Ximing Hu Jing Qu Yinhai Li Binqiang Wang
Copyright Year	2005
Description	Author affiliation: R&D Center, Nat. Digital Switching Syst. Eng. & Technol., Henan (Ximing Hu; Jing Qu; Yinhai Li; Binqiang Wang)
Abstract	In order to find a more tractable and practical architecture for high-performance routers within current technology and market constraints, the High-Performance Networking Group (HPNG) of Stanford University proposed to build a router just with single stage of buffering, i.e. the scheme of single-buffered (SB) routers. Concretely, two different designs of SB routers were proposed by HPNG: one of which was parallel shared memory (PSM) router and the other was distributed shared memory (DSM) router. Although the notion of single-buffered routers deserves full credit, the results of HPNG seem just theoretical rather than practical. In this paper, we attempt to make high-performance SB routers practical by introducing a new architecture for the shared memories. We call the resulting SB router as virtual output and input queued (VOIQ) router. We show that the scheme of VOIQ can eliminate the need for centralized memory management algorithms and allow a fully distributed implementation of SB routers with rich QoS guarantees and the ability to support variable-length packets while retaining low total memory bandwidth and complexity of processing and communication
Starting Page	6
Ending Page	512
File Size	267788
Page Count	507
File Format	PDF
ISBN	0769524869
DOI	10.1109/HPCASIA.2005.101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-30
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Memory management Switches Bandwidth Research and development Scheduling algorithm Proposals Switching systems Systems engineering and theory Fabrics Throughput
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in