NDLI: Hiding latency through bulk transfer and prefetching in distributed shared memory multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Yangwoo Roh Byeong Hag Seong Daeyeon Park
Copyright Year	2000
Description	Author affiliation: Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea (Yangwoo Roh)
Abstract	Distributed shared memory (DSM) machines provide the shared memory paradigm and achieve high performance by the caching of shared data. However, they suffer from cache miss and remote access latency with coarse-grain patterns. In this paper we suggest the combination of bulk transfer and prefetching as a new latency hiding technique in DSM machines. The purpose of bulk transfer is to replicate remote data into local memory and thus reduce remote accesses. Adaptive granularity was used for bulk transfer. Prefetching is added to fetch replicated data to the cache at the right time. We could apply simple prefetch scheduling as in uniprocessors since bulk transfer converts remote accesses into local ones. Simulation results show the reduced latency and the potential of AG as a preferable architecture for prefetching in DSM machines.
Starting Page	164
Ending Page	166
File Size	288861
Page Count	3
File Format	PDF
ISBN	0769505892
DOI	10.1109/HPC.2000.846540
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-14
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Prefetching Hardware Programming profession Communication standards Parallel programming Degradation Scheduling algorithm Timing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fixed and Adaptive Sequential Prefetching in Shared Memory Multiprocessors

Hiding memory latency using dynamic scheduling in shared-memory multiprocessors

Energy Minimization and Latency Hiding for Heterogeneous Parallel Memory

The block distributed memory model for shared memory multiprocessors

KSR1 multiprocessor: analysis of latency hiding techniques in a sparse solver

Sequential hardware prefetching in shared-memory multiprocessors

Multithreaded self-scheduling: application of multithreading on loop scheduling for distributed shared memory multiprocessor

Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors

Architectural Mechanisms for Explicit Communication in Shared Memory Multiprocessors

Hiding latency through bulk transfer and prefetching in distributed shared memory multiprocessors

Similar Documents

Fixed and Adaptive Sequential Prefetching in Shared Memory Multiprocessors

Hiding memory latency using dynamic scheduling in shared-memory multiprocessors

Energy Minimization and Latency Hiding for Heterogeneous Parallel Memory

The block distributed memory model for shared memory multiprocessors

KSR1 multiprocessor: analysis of latency hiding techniques in a sparse solver

Sequential hardware prefetching in shared-memory multiprocessors

Multithreaded self-scheduling: application of multithreading on loop scheduling for distributed shared memory multiprocessor

Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors

Architectural Mechanisms for Explicit Communication in Shared Memory Multiprocessors

Hiding latency through bulk transfer and prefetching in distributed shared memory multiprocessors