NDLI: High-Assurance Reconfigurable Multicore Processor Based Systems

Content Provider	IEEE Xplore Digital Library
Author	Peshave, M. Bastani, F.B. I-Ling Yen
Copyright Year	2011
Abstract	The current trend in the silicon industry has been a steady migration towards Chip Multicore Processor (CMP) system to harvest more throughputs. However, chip multicore processors report higher values of soft errors, thereby degrading the overall system reliability. Hence, engineers have been wary of using CMP architectures for safety-critical embedded real-time system applications that require high reliability levels. The larger users of these processors also dictate the processor migration trends. With newer processor architectures, the older ones are destined to become obsolete. This paper compares typical safety-critical architectures and investigates the reliabilities of different CMP architectures. We present the fault tolerance framework and detailed reliability analysis of fault-tolerant single-core and multi-core based systems. The analysis results are then used to compare the reliability of CMP architectures with the corresponding reliability of single processor architectures. Although a CMP system does encounter degradation, by applying some system level dependability assurance mitigation features, its reliability can be enhanced. This enables CMP systems to be effectively deployed in critical applications.
Starting Page	220
Ending Page	226
File Size	251734
Page Count	7
File Format	PDF
ISBN	9781467301077
ISSN	15302059
DOI	10.1109/HASE.2011.33
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transient analysis Multicore processing Markov processes Redundancy Industries Markov model Reconfigurable Chip Multicore Processors (CMP) Multicore Reliabiltiy Soft Errors Transient faults
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in