NDLI: Integrated architectural modeling and analysis for high-assurance command and control system design

Content Provider	IEEE Xplore Digital Library
Author	Yi Deng Jiacun Wang
Copyright Year	1998
Description	Author affiliation: Sch. of Comput. Sci., Florida Int. Univ., Miami, FL, USA (Yi Deng)
Abstract	A real-time architectural specification (RAS) approach and its application to command and control (C2) systems are presented. The objective is to establish a formal foundation that will enable us to integrate existing rich but fragmented formal techniques for system specification and verification into practical and scaleable formal engineering methods to support the design and development of highly reliable real-time distributed systems. The contribution of RAS is twofold; first, it provides a formal system that integrates the system's timing requirements and the propagation of the requirements into the process of architectural modeling and design and provides a systematic way to enforce that the requirements are met in every step of the design process. Second, it offers an incremental and more scalable approach for design modeling. These two features together make RAS a suitable model for the design of C2 systems. Based on these features, we further present an incremental method for verifying timing properties of a RAS model that helps to reduce the complexity of analysis both at a given design level or across different design levels.
Starting Page	270
Ending Page	278
File Size	77267
Page Count	9
File Format	PDF
ISBN	0818692219
DOI	10.1109/HASE.1998.731627
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-11-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Command and control systems System analysis and design Real time systems Delay effects Timing Petri nets Control systems Reliability engineering Design engineering Process design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reachability analysis of real-time systems using time Petri nets

Incremental architectural modeling and verification of real-time concurrent systems

Verification technique for time Petri nets

Modeling and Analyzing Distributed Real-time and Embedded Systems with High-Level Petri Nets

Reduction methods for real-time systems using Delay Time Petri Nets

From high-level Petri nets to SystemC

Consistency verification in modeling of real-time systems

Reduction of Stochastic Petri Nets for Reliability Analysis

Latency-Based Supervisors for Enforcing Deadlines in Time Petri Nets

Integrated architectural modeling and analysis for high-assurance command and control system design

Similar Documents

Reachability analysis of real-time systems using time Petri nets

Incremental architectural modeling and verification of real-time concurrent systems

Verification technique for time Petri nets

Modeling and Analyzing Distributed Real-time and Embedded Systems with High-Level Petri Nets

Reduction methods for real-time systems using Delay Time Petri Nets

From high-level Petri nets to SystemC

Consistency verification in modeling of real-time systems

Reduction of Stochastic Petri Nets for Reliability Analysis

Latency-Based Supervisors for Enforcing Deadlines in Time Petri Nets

Integrated architectural modeling and analysis for high-assurance command and control system design