NDLI: Real-time processing for virtual circuits in ATM switching

Content Provider	IEEE Xplore Digital Library
Author	Woodworth, C. Paul, S. Karol, M.J.
Copyright Year	1995
Description	Author affiliation: AT&T Bell Labs., Holmdel, NJ, USA (Woodworth, C.; Paul, S.; Karol, M.J.)
Abstract	We propose adding real-time hardware primitives to packet switches, ATM in particular, to provide efficient support for inward multicasting similar to some of today's switches that support real-time multicast in the switch hardware. To implement this, we propose extending the lookup table used for routing by adding additional opcode and operand fields (or pointers to those fields) into the routing table and by including ALU circuitry to process these fields and corresponding fields in the arriving cells. With the rapid capacity growth of today's RAM and the modest gate count required for ALUs, memory word widths can be extended with minimal additional chip count and the ALU can be a small addition in a header processing VLSI, thereby giving only a modest increase in complexity. The benefit of including real-time processing in the switch is that it is now possible to solve the ACK implosion problem associated with high-speed reliable multicasting transport protocols. By keeping the primitives as general as possible, other applications can benefit from these real-time primitives.
Starting Page	1712
Ending Page	1718
File Size	799069
Page Count	7
File Format	PDF
ISBN	0780325095
DOI	10.1109/GLOCOM.1995.502702
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-11-14
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Asynchronous transfer mode Switching circuits Switches Packet switching Hardware Routing Table lookup Read-write memory Random access memory Very large scale integration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in