NDLI: Research on a novel 2∼18 GHz PHEMT MMIC digital attenuator with low insertion phase shift

Content Provider	IEEE Xplore Digital Library
Author	Yong-Sheng Dai Ping Li Qun-Fei Han Shao-Bo Chen Xi Chen Li-Jie Wang Li Xu Ri-Qing Chen
Copyright Year	2012
Description	Author affiliation: Nanjing University of Science and Technology, Nanjing Jiangsu, 210094, China (Yong-Sheng Dai; Ping Li; Qun-Fei Han; Shao-Bo Chen; Xi Chen; Li-Jie Wang; Li Xu; Ri-Qing Chen)
Abstract	A novel ultra broadband (2 ∼ 18 GHz) 6-bit monolithic microwave integrated circuit(MMIC) digital attenuator with low insertion phase shift is presented. Phase compensation techniques were used in the MMIC design to reduce the insertion phase shift when the attenuation state varies. Performance redundancy optimization strategy was used to get the best performance. This attenuator is fabricated with 0.5μm GaAs PHEMT process. On-wafer measurement results of the developed MMIC chips in the 2–18-GHz band show that the 6-bit MMIC digital attenuator has 0.5 dB resolution and 31.5 dB dynamic attenuation range, input and output VSWR< 1.8 for all attenuation states, and attenuation accuracy: +2.31dB/−0.51dB; insertion phase shift: +6.28°/−1.53° referenced insertion loss: <−5.71dB; the chip size is 2.89mm×1.22mm×0.1mm. To ensure high yield, Performance redundancy optimization strategy is used in design, and PCM (Process Control Map) and SPC(Statistics Process Control) technology are used in fabrication. The yield is more than 85%.
Starting Page	1
Ending Page	4
File Size	1137291
Page Count	4
File Format	PDF
ISBN	9781467321846
e-ISBN	9781467321853
DOI	10.1109/ICMMT.2012.6230309
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-05
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MMICs Attenuators PHEMTs Attenuation Switches Logic gates Gallium arsenide low insertion phase shift MMIC digital attenuator GaAs PHEMT ultra broadband
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in