NDLI: A novel approach for skew compensation in energy recovery clock distribution networks

Content Provider	IEEE Xplore Digital Library
Author	Esmaeili, S.E. Al-Khalili, A.J. Cowan, G.E.R.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, QC, Canada (Esmaeili, S.E.; Al-Khalili, A.J.; Cowan, G.E.R.)
Abstract	In this paper a new approach for skew compensation in energy recovery clock distribution networks is introduced by manipulating the operating speed of the flip-flops. Three types of flip-flops: ¿fast¿, ¿standard¿, and ¿slow¿ are used. Distributing flip-flops according to their delay requirements would reduce the effect of the clock's skew on the outputs of sequentially adjacent flip-flops. This approach increases the skew bounds required by algorithms to balance the skew in the clock distribution network leading to reduced design complexity. Theoretical analysis and simulation results at a clock frequency of 500 MHz show that this approach is feasible and effective where a skew of up to 6.2% of the clock period can be compensated for.
Starting Page	365
Ending Page	368
File Size	386636
Page Count	4
File Format	PDF
ISBN	9781424423699
DOI	10.1109/ICM.2008.5393844
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-14
Publisher Place	United Arab Emirates
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Flip-flops Delay effects Energy consumption Algorithm design and analysis Threshold voltage Microelectronics Analytical models Circuit simulation Frequency skew compensation Clock distribution network energy recovery flip-flop
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

a new type of high-performance low-power low clock-swing TSPC flip-flop

Variability of flip-flop timing at sub-threshold voltages

An Energy-Efficient Dual-Edge Triggered Level-Converting Flip-Flop

Clock tree structure with reduced wire length using the matched-delay skew compensation technique

A dynamic clock skew compensation circuit technique for low power clock distribution

A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)

Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement

Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design

A novel CMOS double-edge triggered flip-flop for low-power applications

A novel approach for skew compensation in energy recovery clock distribution networks

Similar Documents

a new type of high-performance low-power low clock-swing TSPC flip-flop

Variability of flip-flop timing at sub-threshold voltages

An Energy-Efficient Dual-Edge Triggered Level-Converting Flip-Flop

Clock tree structure with reduced wire length using the matched-delay skew compensation technique

A dynamic clock skew compensation circuit technique for low power clock distribution

A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)

Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement

Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design

A novel CMOS double-edge triggered flip-flop for low-power applications

A novel approach for skew compensation in energy recovery clock distribution networks