NDLI: Energy-Aware Source-to-Source Transformations for a VLIW DSP Processor

Content Provider	IEEE Xplore Digital Library
Author	Zafar, N. Rupp, M.
Copyright Year	2005
Description	Author affiliation: Christian Doppler Laboratory for Design Methodology of Signal Processing Algorithms, Institute of Communications and Radio Frequency Engineering, University of Technology Vienna, Gusshausstrasse 25/389, A-1040 Vienna Austria, Email: nzafar@nt.tuwien.ac.at (Zafar, N.)
Abstract	Despite heavy focus on energy optimization at circuit and technology level, the contribution of computational and data intensive applications to this consumption cannot be ignored. In this paper, key trade-offs are analyzed in energy, speed as well as size. We present an architectural-based energy macro-modeling at application level as well as an optimization methodology for high performance VLIW processors. Our methodology is mainly based on the application of successive energy-cost guarded source-to-source transformations. The experimental evaluation of the proposed approach results into better exploitation of functional units, memory hierarchy and highway usage of the target processor. The advantages of the proposed interactive code transformation approach are two-folds. First, effort in optimization is spent only when the program measurement (transformation cost) determines that the effort is necessary and potentially beneficial, and only on those portions of the program where the energy/cycle performance payoff appears to be high. Second, by concatenating subsequent energy/cycle profile-driven low level transformations for higher level manipulations, the system will provide the programmer with a powerful toolset. The approach is illustrated using functional unit usage within a VLIW architecture. The newly proposed operation rebinding technique for low power improves energy dissipation up to 30% and CPU performance up to 75% as demonstrated for an fir example.
Starting Page	133
Ending Page	138
File Size	3853607
Page Count	6
File Format	PDF
ISBN	0780392620
DOI	10.1109/ICM.2005.1590054
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-13
Publisher Place	Pakistan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	VLIW Digital signal processing Energy consumption Hardware Energy dissipation Central Processing Unit Embedded system Laboratories Design methodology Signal processing algorithms Low Energy Performance Design Source-to-Source (StS) Transformation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy-effective design & implementation of an embedded VLIW DSP

A dual-ported variable-way L1 D-cache design for high performance embedded DSP

Performance and power consumption trade-offs for a VLIW DSP

Performance Analysis of DSP Processor for OFDM UWB Applications

Methodology for minimizing power with DSP code

Design of a Configurable Embedded Processor Architecture for DSP Functions

Design and analysis of a low power VLIW DSP core

Multiplier architecture power consumption characterization for low-power DSP applications

Soft DSP Design Methodology of Face Recognition System on Nios II Embedded Platform

Energy-Aware Source-to-Source Transformations for a VLIW DSP Processor

Similar Documents

Energy-effective design & implementation of an embedded VLIW DSP

A dual-ported variable-way L1 D-cache design for high performance embedded DSP

Performance and power consumption trade-offs for a VLIW DSP

Performance Analysis of DSP Processor for OFDM UWB Applications

Methodology for minimizing power with DSP code

Design of a Configurable Embedded Processor Architecture for DSP Functions

Design and analysis of a low power VLIW DSP core

Multiplier architecture power consumption characterization for low-power DSP applications

Soft DSP Design Methodology of Face Recognition System on Nios II Embedded Platform

Energy-Aware Source-to-Source Transformations for a VLIW DSP Processor