NDLI: Component selection for SoC

Content Provider	IEEE Xplore Digital Library
Author	Adnen, A. Mtibaa, A.
Copyright Year	2004
Description	Author affiliation: Lab. of Electron. & Microelectron., Univ. of Sci. of Monastir, Tunisia (Adnen, A.)
Abstract	The current densities of the integration on chip allow the implantation on a same circuit of the applications dedicated for multimedia services, according to three possible approaches: a software approach which consists of programming cores of microprocessors or DSPs, an approach dedicated that leads to realize a specific core to the application and an approach using a dynamic reconfiguration of the components offered by "design reuse". This paper presents a study of the dynamic reconfiguration and/or static in the systems on chip aiming at the integration of the accelerators into the multimedia applications in order to exploit the contribution offered by the dynamic reconfiguration and to orientate toward the concept of the SoC programmable (SoPC). On the other hand, the time allowed for the choice of the virtual components constitutes a challenging conception imposed by the increase of IPs providers. Indeed, our objective consists of developing a tool permitting the automation of the selection and the reuse of the VCs (virtual component) and to optimize the choice of the adequate solution based on criteria linked to the restraints of the environment (area availability, time of execution and power).
Starting Page	750
Ending Page	753
File Size	457230
Page Count	4
File Format	PDF
ISBN	0780386566
DOI	10.1109/ICM.2004.1434775
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-12-06
Publisher Place	Tunisia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application software Dynamic programming Digital signal processing chips System-on-a-chip Automation Quality of service Design engineering Laboratories Microelectronics Current density
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Definition of a systematic method for the generation of software test programs allowing the functional verification of system on chip (SoC)

A VLSI system-on-a-chip (SoC) for digital communications

Implmentation of digital audio effect SoC

Design of 12-bit 100-MHz current-steering DAC for SOC applications

On core and more: a design perspective for system-on-chip

Processor requirements for future cellular phone applications and possible TOPS SOC approaches

Using Genetic Evolutionary Software Application Testing to Verify a DSP SoC

A new scalable DSP architecture for system on chip (SoC) domains

Design of a Highly Dependable Beamforming Chip

Component selection for SoC

Similar Documents

Definition of a systematic method for the generation of software test programs allowing the functional verification of system on chip (SoC)

A VLSI system-on-a-chip (SoC) for digital communications

Implmentation of digital audio effect SoC

Design of 12-bit 100-MHz current-steering DAC for SOC applications

On core and more: a design perspective for system-on-chip

Processor requirements for future cellular phone applications and possible TOPS SOC approaches

Using Genetic Evolutionary Software Application Testing to Verify a DSP SoC

A new scalable DSP architecture for system on chip (SoC) domains

Design of a Highly Dependable Beamforming Chip

Component selection for SoC