NDLI: Managing GPU Concurrency in Heterogeneous Architectures

Content Provider	IEEE Xplore Digital Library
Author	Kayiran, Onur Nachiappan, Nachiappan Chidambaram Jog, Adwait Ausavarungnirun, Rachata Kandemir, Mahmut T. Loh, Gabriel H. Mutlu, Onur Das, Chita R.
Copyright Year	2014
Abstract	Heterogeneous architectures consisting of general-purpose CPUs and throughput-optimized GPUs are projected to be the dominant computing platforms for many classes of applications. The design of such systems is more complex than that of homogeneous architectures because maximizing resource utilization while minimizing shared resource interference between CPU and GPU applications is difficult. We show that GPU applications tend to monopolize the shared hardware resources, such as memory and network, because of their high thread-level parallelism (TLP), and discuss the limitations of existing GPU-based concurrency management techniques when employed in heterogeneous systems. To solve this problem, we propose an integrated concurrency management strategy that modulates the TLP in GPUs to control the performance of both CPU and GPU applications. This mechanism considers both GPU core state and system-wide memory and network congestion information to dynamically decide on the level of GPU concurrency to maximize system performance. We propose and evaluate two schemes: one (CM-CPU) for boosting CPU performance in the presence of GPU interference, the other (CM-BAL) for improving both CPU and GPU performance in a balanced manner and thus overall system performance. Our evaluations show that the first scheme improves average CPU performance by 24%, while reducing average GPU performance by 11%. The second scheme provides 7% average performance improvement for both CPU and GPU applications. We also show that our solution allows the user to control performance trade-offs between CPUs and GPUs.
Starting Page	114
Ending Page	126
File Size	2501478
Page Count	13
File Format	PDF
ISBN	9781479969982
ISSN	10724451
DOI	10.1109/MICRO.2014.62
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-13
Publisher Place	United Kingdom
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Graphics processing units Concurrent computing Computer architecture Central Processing Unit System performance Resource management Bandwidth resource management heterogeneous architectures CPU-GPU GPUs concurrency thread-level parallelism scheduling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Accelerating High Performance Computing Applications: Using CPUs, GPUs, Hybrid CPU/GPU, and FPGAs

Scheduling Methods for Accelerating Applications on Architectures with Heterogeneous Cores

Performance comparison of CPU and GPU on a discrete heterogeneous architecture

Communication and Memory Access Latency Characteristics of CPU/GPU Heterogeneous Cluster

Exploting Nested Parallelism on Heterogeneous Processors

Parallel Radix Sort on the AMD Fusion Accelerated Processing Unit

Abstract radar signal processing with graphics processors (gpus).

Neither more nor less: optimizing thread-level parallelism for GPGPUs

CPU-assisted GPGPU on fused CPU-GPU architectures

Managing GPU Concurrency in Heterogeneous Architectures

Similar Documents

Accelerating High Performance Computing Applications: Using CPUs, GPUs, Hybrid CPU/GPU, and FPGAs

Scheduling Methods for Accelerating Applications on Architectures with Heterogeneous Cores

Performance comparison of CPU and GPU on a discrete heterogeneous architecture

Communication and Memory Access Latency Characteristics of CPU/GPU Heterogeneous Cluster

Exploting Nested Parallelism on Heterogeneous Processors

Parallel Radix Sort on the AMD Fusion Accelerated Processing Unit

Abstract radar signal processing with graphics processors (gpus).

Neither more nor less: optimizing thread-level parallelism for GPGPUs

CPU-assisted GPGPU on fused CPU-GPU architectures

Managing GPU Concurrency in Heterogeneous Architectures