NDLI: SHARP control: Controlled shared cache management in chip multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Srikantaiah, S. Kandemir, M. Qian Wang
Copyright Year	2009
Description	Author affiliation: Department of CSE, The Pennsylvania State University, University Park, 16802, USA (Srikantaiah, S.; Kandemir, M.) \|\| Department of MNE, The Pennsylvania State University, University Park, 16802, USA (Qian Wang)
Abstract	Shared resources in a chip multiprocessors (CMPs) pose unique challenges to the seamless adoption of CMPs in virtualization environments and high performance computing systems. While sharing resources like on-chip last level cache is generally beneficial due to increased resource utilization, lack of control over management of these resources can lead to loss of determinism, faded performance isolation, and an overall lack of the notion of Quality of Service (QoS) provided to individual applications. This has direct ramifications on adhering to service level agreements in environments involving consolidation of multiple heterogeneous workloads. Although providing QoS in presence of shared resources has been addressed in the literature, it has been commonly observed that reservation of resources for QoS leads to under-utilization of resources. This paper proposes the use of formal control theory for dynamically partitioning the shared last level cache in CMPs by optimizing the last level cache space utilization among multiple concurrently executing applications with well defined service level objectives. The advantage of using formal feedback control lies in the theoretical guarantee we can provide about maximizing the utilization of the cache space in a fair manner. Using feedback control, we demonstrate that our fair speedup improvement scheme regulates cache allocation to applications dynamically such that we achieve a high fair speedup (global performance fairness metric). We also propose an adaptive, feedback control based cache partitioning scheme that achieves service differentiation among various applications with minimal impact on the fair speedup. Extensive simulations using a full system simulator with accurate timing models and a set of diverse multiprogrammed workloads show that our fair speedup improvement scheme achieves 21.9% improvement on the fair speedup metric across various benchmarks and our service differentiation scheme achieves well regulated service differentiation.
Starting Page	517
Ending Page	528
File Size	866022
Page Count	12
File Format	PDF
ISBN	9781605587981
ISSN	10724451
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Quality of service Feedback control Resource management Resource virtualization High performance computing Quality management Performance loss Control theory Programmable control Adaptive control Experimentation Management Design Performance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SHARP control: controlled shared cache management in chip multiprocessors

Sharp control: controlled shared cache management in.

Adaptive Management of Virtualized Resources in Cloud Computing Using Feedback Control

Utility-driven workload management using nested control design

Cooperative shared resource access control for low-power chip multiprocessors

FBctlr - A Novel Approach for Storage Performance Virtualization

Adaptive Management of a Utility Computing

Adaptive QoS Decomposition and Control for Storage Cache Management in Multi-server Environments

Study on performance management and application behavior in virtualized environment

SHARP control: Controlled shared cache management in chip multiprocessors

Similar Documents

SHARP control: controlled shared cache management in chip multiprocessors

Sharp control: controlled shared cache management in.

Adaptive Management of Virtualized Resources in Cloud Computing Using Feedback Control

Utility-driven workload management using nested control design

Cooperative shared resource access control for low-power chip multiprocessors

FBctlr - A Novel Approach for Storage Performance Virtualization

Adaptive Management of a Utility Computing

Adaptive QoS Decomposition and Control for Storage Cache Management in Multi-server Environments

Study on performance management and application behavior in virtualized environment

SHARP control: Controlled shared cache management in chip multiprocessors