NDLI: Height reduction of control recurrences for ILP processors

Content Provider	IEEE Xplore Digital Library
Author	Schlansker, M. Kathail, V. Anik, S.
Copyright Year	1994
Description	Author affiliation: Hewlett-Packard Co., Palo Alto, CA, USA (Schlansker, M.; Kathail, V.; Anik, S.)
Abstract	The performance of applications executing on processors with instruction level parallelism is often limited by control and data dependences. Performance bottlenecks caused by dependences can frequently be eliminated through transformations which reduce the height of critical paths through the program. While height reduction techniques are not always helpful, their utility can be demonstrated in a broad range of important situations. This paper focuses on the height reduction of control recurrences within loops with data dependent exits. Loops with exits are transformed so as to alleviate performance bottlenecks resulting from control dependences. A compilation approach to effect these transformations is described. The techniques presented in this paper used in combination with prior work on reducing the height of data dependences provide a comprehensive approach to accelerating loops with conditional exits. In many cases, loops with conditional exits provide a degree of parallelism traditionally associated with vectorization. Multiple iterations of a loop can be retired in a single cycle on a processor with adequate instruction level parallelism with no cost in code redundancy. In more difficult cases, height reduction requires redundant computation or may not be feasible.
Starting Page	40
Ending Page	51
File Size	1343668
Page Count	12
File Format	PDF
ISBN	0897917073
ISSN	10724451
DOI	10.1109/MICRO.1994.717409
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-11-30
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing Permission Acceleration Arithmetic Laboratories Milling machines Costs Software performance Pipelines Application software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Height reduction of control recurrences for ILP processors

Height reduction of control recurrences for ilp processors (1994).

Architecting graphics processors for non-graphics compute acceleration

Design exploration with an application-specific instruction-set processor for ELA deinterlacing

Parallelization of Control Recurrences for ILP Processors (1994)

Minimum register requirements for a module schedule

The Interaction Of Software Prefetching With Ilp Processors In Shared-memory Systems

ILP versus TLP on SMT

FI... HEWLETT a: ~ PACKARD Parallelization of Control Recurrences for ILP Processors (1994)

Height reduction of control recurrences for ILP processors

Similar Documents

Height reduction of control recurrences for ILP processors

Height reduction of control recurrences for ilp processors (1994).

Architecting graphics processors for non-graphics compute acceleration

Design exploration with an application-specific instruction-set processor for ELA deinterlacing

Parallelization of Control Recurrences for ILP Processors (1994)

Minimum register requirements for a module schedule

The Interaction Of Software Prefetching With Ilp Processors In Shared-memory Systems

ILP versus TLP on SMT

FI... HEWLETT a: ~ PACKARD Parallelization of Control Recurrences for ILP Processors (1994)

Height reduction of control recurrences for ILP processors