NDLI: Optoelectronic stochastic processor arrays: demonstration of video rate simulated annealing noise cleaning operation

Content Provider	IEEE Xplore Digital Library
Author	Chavel, P. Lalanne, P. Rodier, J.-C.
Copyright Year	1996
Description	Author affiliation: Inst. d'Opt., CNRS, Orsay, France (Chavel, P.)
Abstract	Progress of optical information processing is driven by two sources : optoelectronic technology benefits from the development of compound semiconductor circuit technology, and the continued growth of electronic chip speed and density increases the need for new interconnect technologies. We advocate the use of these advances for solving complex law level image processing problems using dedicated optoelectronic processor arrays. These massively parallel, special purpose machines would not be conceivable without a suitable combination of optics with high density hybrid (digital and analog, electronic and optical) smart pixels. One optical operation of particular interest here is the generation of random number arrays for the implementation of stochastic algorithms. We describe the general structure of optoelectronic "smart retinae" that combine laser speckle, optical convolution and VLSI circuits to implement parallel simulated annealing. We report on our present results that have demonstrated one simple case of such an operation performing parallel simulated annealing at video rate.
Starting Page	158
Ending Page	167
File Size	1156889
Page Count	10
File Format	PDF
ISBN	0818675918
DOI	10.1109/MPPOI.1996.559077
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-10-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Stochastic processes Adaptive optics Optical interconnections Optical arrays Circuit simulation Simulated annealing Information processing Integrated circuit interconnections Image processing Smart pixels
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in