NDLI: An efficient communication scheme for distributed parallel processor systems

Content Provider	IEEE Xplore Digital Library
Author	Kohler, P. Gunzinger, A.
Copyright Year	1995
Description	Author affiliation: Electron. Lab., Swiss Federal Inst. of Technol., Zurich, Switzerland (Kohler, P.; Gunzinger, A.)
Abstract	These days, the bandwidth and latency of interprocessor networks is the most limiting factor in reaching good speedup values on multiprocessor computers. There is, however, still potential for making better use of the available bandwidth. In this paper, we present a communication scheme which supports the data-parallel programming model and which can be totally implemented in hardware. This allows us to discard the usual software layer between application programs and the network interface, leading to an efficient bandwidth usage. The scheme could be roughly described as "ordered multicast". Two different bus based multiprocessor systems using this scheme have been built. In order to overcome the limitation of these single board systems, the communication scheme has been adapted to a ring network. A prototype of this network was implemented and is operational at 100 MBit/s using standard optical transmitters and receivers.
Starting Page	196
Ending Page	202
File Size	640397
Page Count	7
File Format	PDF
ISBN	0818671017
DOI	10.1109/MPPOI.1995.528644
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-10-23
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bandwidth Delay Computer networks Hardware Application software Network interfaces Multiprocessing systems Prototypes Optical transmitters Optical receivers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient programmable 10 gigabit Ethernet network interface card

An efficient OS support for communication on Linux clusters

Resource management for distributed parallel systems

The memory integrated network interface

Complexity of minimum length scheduling for precedence constrained messages in distributed systems

Hardware supports for efficient barrier synchronization on 2-D mesh networks

MEMOnet: network interface plugged into a memory slot

Distributed routing balancing for interconnection network communication

Prototyping Multiprocessor System-on-Chip Applications: A Platform-Based Approach

An efficient communication scheme for distributed parallel processor systems

Similar Documents

An efficient programmable 10 gigabit Ethernet network interface card

An efficient OS support for communication on Linux clusters

Resource management for distributed parallel systems

The memory integrated network interface

Complexity of minimum length scheduling for precedence constrained messages in distributed systems

Hardware supports for efficient barrier synchronization on 2-D mesh networks

MEMOnet: network interface plugged into a memory slot

Distributed routing balancing for interconnection network communication

Prototyping Multiprocessor System-on-Chip Applications: A Platform-Based Approach

An efficient communication scheme for distributed parallel processor systems