NDLI: An optoelectronic multi-Terabit CMOS switch core for local area networks

Content Provider	IEEE Xplore Digital Library
Author	Honglin Wu Gourgy, A. Szymanski, T.H.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Comput. Eng., McMaster Univ., Hamilton, Ont., Canada (Honglin Wu; Gourgy, A.; Szymanski, T.H.)
Abstract	Optoelectronic integrated circuits can support thousands of integrated optical laser diodes and photodetectors bonded to a high-performance CMOS substrate, and can be used in the design of multi-Terabit optical local area networks. This paper describes the design of an integrated optoelectronic CMOS crossbar switch to interconnect approx. 128 parallel fiber ribbon optical links, each with 12 channels clocked at 2.5 Gigabit/sec, to achieve a local area network (LAN) with an aggregate capacity of 3.84 Terabits/second. A prototype switch core has been designed in 0.18 /spl mu/m CMOS technology. Logic optimization and synthesis was performed using the synopsis logic optimization tools, and VLSI layout was performed using the Cadence 2002 tools. It is shown that using 0.18 /spl mu/m CMOS technology, a 3.84 Terabit crossbar switch for an optoelectronic LAN occupies approx. 1.78 sq. cm of real estate, and consumes approx. 90 watts of power.
Sponsorship	IEEE Comput. Soc. IEEE Comput. Soc. Tech. Committee on Comput. Commun
Starting Page	568
Ending Page	576
File Size	394290
Page Count	9
File Format	PDF
ISBN	0769520375
ISSN	07421303
DOI	10.1109/LCN.2003.1243183
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-10-20
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Local area networks Optical fiber LAN CMOS technology Optical switches Optical fiber networks Integrated optics Optical interconnections Optical design CMOS logic circuits CMOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in