NDLI: Test generation by Lagrange programming neural network

Content Provider	IEEE Xplore Digital Library
Author	Nagamatu, M. Yanaru, T.
Copyright Year	1998
Description	Author affiliation: Kyushu Inst. of Technol., Fukuoka, Japan (Nagamatu, M.)
Abstract	A neural network approach for test generation of single stuck-at faults in combinational circuits has been proposed by Chakradhar et al. (1991). The network is constructed from the Boolean constraint network of the circuit under test. It is a Hopfield type neural network and its energy function has its global minimal value if the state of the network corresponds to the consistent signal value assignment (solution) of the Boolean constraint network. However this neural network cannot escape from being trapped by local minima which are not the solutions. Nagamatu and Yanaru (1994) proposed a neural network called Lagrange programming neural network with polarized high-order connections (LPPH) for solving the satisfiability problem (SAT). The LPPH is based on first order Lagrangian method. It is proved theoretically that each equilibrium point of the LPPH is a solution of the SAT and vice versa. It is also proved experimentally that the LPPH can find the solution of the SAT efficiently. In this paper, we use the LPPH for solving the SAT of Boolean difference expressions, and investigate the effect of adding clauses which represent the existence of active path from the fault to one of external outputs, and the effect of decay factor of weights of the LPPH.
Starting Page	341
Ending Page	347
File Size	613398
Page Count	7
File Format	PDF
ISBN	0780343166
DOI	10.1109/KES.1998.725869
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-04-21
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Lagrangian functions Neural networks Circuit testing Circuit faults Electrical fault detection Fault detection Test pattern generators Hopfield neural networks Circuit simulation Combinational circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On test vector reordering for combinational circuits

Test pattern generation for multiple stuck-at faults

Concurrent Test Generation

Pattern sensitivity: a property to guide test generation for combinational circuits

Multiple stuck-at fault test generation techniques for combinational circuits based on network decomposition

ATPG for path delay faults without path enumeration

Integer programming models for optimization problems in test generation

On applying set covering models to test set compaction

Test Pattern Generation for Stuck-Open Faults Using Stuck-At Test Sets in CMOS Combinational Circuits

Test generation by Lagrange programming neural network

Similar Documents

On test vector reordering for combinational circuits

Test pattern generation for multiple stuck-at faults

Concurrent Test Generation

Pattern sensitivity: a property to guide test generation for combinational circuits

Multiple stuck-at fault test generation techniques for combinational circuits based on network decomposition

ATPG for path delay faults without path enumeration

Integer programming models for optimization problems in test generation

On applying set covering models to test set compaction

Test Pattern Generation for Stuck-Open Faults Using Stuck-At Test Sets in CMOS Combinational Circuits

Test generation by Lagrange programming neural network