NDLI: Efficient word-level sequential coding scheme of bit plane coding for EBCOT in JPEG2000

Content Provider	IEEE Xplore Digital Library
Author	Cheng-Yi Xiong Jin-Wen Tian Jian Liu
Copyright Year	2005
Description	Author affiliation: Coll. of Electron. Inf. Eng., South-Center Univ., Wuhan, China (Cheng-Yi Xiong)
Abstract	The embedded block coding with optimized truncation (EBCOT) is the state-of-the-art coding technique for image compression, which is the heart of the latest still image compression standard JPEG2000. EBCOT can be partitioned into three steps: bit plane coding (BPC), context adaptive binary arithmetic coding (CABAC) and post-compression rate-distortion (PCRD) optimization. The bit plane coding in JPEG2000 is a fractional bit-plane coding method, in which the transformed coefficients of a code block are coded bit plane by bit plane with 3 passes in each bit-plane, and context-decision (CX-D) pair of the coded symbol is generated for CABAC. In this paper, a new word-level sequential (WLS) coding scheme for BPC is presented, which makes all the passes coding be completed in one scan, with the context formation in all bit-planes being performed in parallel and all the samples being coded in sequential. The status variables used in context formation are produced on-the-fly. This new algorithm can efficiently implement both the regular mode and vertical causal one recommended by JPEG2000. The proposed algorithm reduces efficiently the size of memory and the amount of memory accessing, and increases significantly the speed of coding. It is well suited for both software and hardware implementation.
Starting Page	468
Ending Page	472
File Size	875125
Page Count	5
File Format	PDF
ISBN	0780389204
DOI	10.1109/ISCE.2005.1502425
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-06-14
Publisher Place	Macau
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image coding Transform coding Block codes Arithmetic Rate-distortion Hardware Scalability Pattern recognition Artificial intelligence Heart
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Bit-Plane Coding Scheme for EBCOT Algorithm in JPEG2000

Efficient pass-parallel architecture for EBCOT in JPEG2000

A Proposed Fast Word Level Sequential Scheme and Parallel Architecture for Bit Plane Coding of EBCOT Used in JPEG2000

VLSI architecture of EBCOT tier-2 encoder for JPEG2000

Multiple description image coding framework for EBCOT

Fast EBCOT Encoder Architecture for JPEG 2000

A hardware accelerator IP for EBCOT tier-1 coding in JPEG2000 standard

High throughput rate EBCOT architecture for JPEG2000

A high-performance parallel mode EBCOT encoder architecture design for JPEG2000

Efficient word-level sequential coding scheme of bit plane coding for EBCOT in JPEG2000

Similar Documents

Efficient Bit-Plane Coding Scheme for EBCOT Algorithm in JPEG2000

Efficient pass-parallel architecture for EBCOT in JPEG2000

A Proposed Fast Word Level Sequential Scheme and Parallel Architecture for Bit Plane Coding of EBCOT Used in JPEG2000

VLSI architecture of EBCOT tier-2 encoder for JPEG2000

Multiple description image coding framework for EBCOT

Fast EBCOT Encoder Architecture for JPEG 2000

A hardware accelerator IP for EBCOT tier-1 coding in JPEG2000 standard

High throughput rate EBCOT architecture for JPEG2000

A high-performance parallel mode EBCOT encoder architecture design for JPEG2000

Efficient word-level sequential coding scheme of bit plane coding for EBCOT in JPEG2000