NDLI: Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU

Content Provider	IEEE Xplore Digital Library
Author	Thapliyal, H. Srinivas, M.B.
Copyright Year	2005
Description	Author affiliation: Center for VLSI & Embedded Syst. Technol., International Inst. of Inf. Technol., Hyderabad (Thapliyal, H.; Srinivas, M.B.)
Abstract	In recent years, reversible logic has emerged as a promising computing paradigm having application in low power CMOS, quantum computing, nanotechnology, and optical computing. The classical set of gates such as AND, OR, and EXOR are not reversible. This paper utilizes a new 4*4 reversible gate called TSG gate to build the components of a primitive reversible/quantum ALU. The most significant aspect of the TSG gate is that it can work singly as a reversible full adder, that is reversible full adder can now be implemented with a single gate only. A Novel reversible 4:2 compressor is also designed from the TSG gate which is later used to design a novel 8times8 reversible Wallace tree multiplier. It is proved that the adder, 4:2 compressor and multiplier architectures designed using the TSG gate are better than their counterparts available in literature, in terms of number of reversible gates and garbage outputs. This is perhaps, the first attempt to design a reversible 4:2 compressor and a reversible Wallace tree multiplier as far as existing literature and our knowledge is concerned. Thus, this paper provides an initial threshold to build more complex systems which can execute complicated operations using reversible logic
Starting Page	1425
Ending Page	1429
File Size	1685066
Page Count	5
File Format	PDF
ISBN	0780392833
DOI	10.1109/ICICS.2005.1689293
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-06
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Quantum computing CMOS logic circuits Optical computing CMOS technology Logic gates Optical design Very large scale integration Embedded system Information technology Embedded computing Reversible ALU Reversible Logic Quantum Computing Reversible gates TSG Gate
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Novel Reversible Multiplier Architecture Using Reversible TSG Gate

Designing Efficient Online Testable Reversible Adders With New Reversible Gate

Novel Reversible TSG Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU

Novel design and reversible logic synthesis of multiplexer based full adder and multipliers

CMOS realization of online testable reversible logic gates

Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate

Design of counters using reversible logic

Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies

Optimized shift register design using reversible logic

Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU

Similar Documents

Novel Reversible Multiplier Architecture Using Reversible TSG Gate

Designing Efficient Online Testable Reversible Adders With New Reversible Gate

Novel Reversible TSG Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU

Novel design and reversible logic synthesis of multiplexer based full adder and multipliers

CMOS realization of online testable reversible logic gates

Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate

Design of counters using reversible logic

Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies

Optimized shift register design using reversible logic

Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU