NDLI: Self-detectable serial test vector for short circuit fault detection

Content Provider	IEEE Xplore Digital Library
Author	Kyongho Han Hyun-Do Nam
Copyright Year	1997
Description	Author affiliation: Dedpt. of Electr. Eng., Dankook Univ., Seoul, South Korea (Kyongho Han)
Abstract	The design of the maximum number of serial test vectors is proposed for the detection of the short circuit faults of the interconnect wires. The interconnect wires of the circuit board is reconfigured and mapped into several net groups, which are electrically independent from each other. The short circuit faults between the independent net groups generate the responses which is the result of wired-OR or wired-AND operation of the applied test vector sets to the net groups. The test vector is self-detectable if the responses from the faulty net group are different from any set of the applied test vector sets and the short circuit faults are detected by observing the response of the circuit. For the self-detectable vector sets, the previous methods showed the reduced the number of the test vector set. We proposed the maximum number of self-detectable test vector sets and compared with the previous test vector sets.
Starting Page	1253
Ending Page	1256
File Size	298449
Page Count	4
File Format	PDF
ISBN	0780336763
DOI	10.1109/ICICS.1997.652185
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-09-12
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrical fault detection Circuit testing Fault detection Automatic testing Circuit faults Wires Integrated circuit interconnections Printed circuits Manufacturing Joining processes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic test vector generation for bridging faults detection in combinational circuits using false Boolean functions

Test Generation for Open Defects in CMOS Circuits

Goal-directed vector generation using sample ICs

Diagnosis for wiring interconnects

BIST circuit design for backplane interconnect test

VECTOR (virtual edge connector test): A stratecy to increase TPS fault coverage without adding test

Test Generation for Combinational Quantum Cellular Automata (QCA) Circuits

BIST TPGs for faults in board level interconnect via boundary scan

Testing the interconnect of RAM-based FPGAs

Self-detectable serial test vector for short circuit fault detection

Similar Documents

Automatic test vector generation for bridging faults detection in combinational circuits using false Boolean functions

Test Generation for Open Defects in CMOS Circuits

Goal-directed vector generation using sample ICs

Diagnosis for wiring interconnects

BIST circuit design for backplane interconnect test

VECTOR (virtual edge connector test): A stratecy to increase TPS fault coverage without adding test

Test Generation for Combinational Quantum Cellular Automata (QCA) Circuits

BIST TPGs for faults in board level interconnect via boundary scan

Testing the interconnect of RAM-based FPGAs

Self-detectable serial test vector for short circuit fault detection