NDLI: Emulated weighted fair queueing algorithm for high-speed packet-switched networks

Content Provider	IEEE Xplore Digital Library
Author	Nam-Seok Ko Hong-Shik Park
Copyright Year	2001
Description	Author affiliation: Electron. & Telecommun. Res. Inst., Taejon, South Korea (Nam-Seok Ko)
Abstract	In this paper we propose an efficient and simple fair queueing algorithm, called emulated weighted fair queueing (EWFQ), which has O(1) complexity for the virtual time computation while it almost perfectly emulates the delay and fairness properties of WFQ (weighted fair queueing). The key idea of EWFQ is that it calibrates the system virtual time only at the end of each packet transmission, while it updates the system virtual time for a newly arrived packet by adding elapsed real time between two calibration events to the recent system virtual time. By doing so, EWFQ has a rate-proportional property. If any fair queueing algorithm can be categorized into the rate proportional class and input is constrained by a leaky bucket, its delay is bounded and the same as that of WFQ. EWFQ can, therefore, almost perfectly emulate the delay and fairness performances of WFQ while the implementation complexity is drastically reduced to O(1). EWFQ can be implemented in a router for supporting the differential and integrated service.
Sponsorship	IEEE Comput. Soc.
Starting Page	52
Ending Page	58
File Size	504639
Page Count	7
File Format	PDF
ISBN	0769509517
DOI	10.1109/ICOIN.2001.905327
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-01-31
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay effects Scheduling algorithm Switches Real time systems Calibration Traffic control Packet switching Intserv networks High speed integrated circuits Telecommunication traffic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fair queueing architectures for high-speed networks

Deterministic time-varying packet fair queueing for integrated services networks

SWFQ: a simple weighted fair queueing scheduling algorithm for high-speed packet switched network

Delay Analysis of Scheduling Algorithms for Real-Time Traffic in Packet Switched Networks

Delay sensitive routing for high speed packet-switching networks

Scheduling and buffer management for soft-real-time VBR traffic in packet-switched networks

Smart trunk scheduling strategies for future integrated services packet-switched networks

A head-of-line approximation to delay-dependent scheduling in integrated packet-switched networks

High speed, scalable, and accurate implementation of packet fair queueing algorithms in ATM networks

Emulated weighted fair queueing algorithm for high-speed packet-switched networks

Similar Documents

Fair queueing architectures for high-speed networks

Deterministic time-varying packet fair queueing for integrated services networks

SWFQ: a simple weighted fair queueing scheduling algorithm for high-speed packet switched network

Delay Analysis of Scheduling Algorithms for Real-Time Traffic in Packet Switched Networks

Delay sensitive routing for high speed packet-switching networks

Scheduling and buffer management for soft-real-time VBR traffic in packet-switched networks

Smart trunk scheduling strategies for future integrated services packet-switched networks

A head-of-line approximation to delay-dependent scheduling in integrated packet-switched networks

High speed, scalable, and accurate implementation of packet fair queueing algorithms in ATM networks

Emulated weighted fair queueing algorithm for high-speed packet-switched networks