NDLI: Matching output queueing with a multiple input/output-queued switch

Content Provider	IEEE Xplore Digital Library
Author	Hyoung-II Lee Seouna-Woo Seo
Copyright Year	2004
Description	Author affiliation: Network Res. Lab., Electron. & Telecommun. Res. Inst., Daejeon, South Korea (Hyoung-II Lee)
Abstract	We show that the multiple input/output-queued (MlOQ) switch proposed in our previous paper H. I. Lee and S. W. Seo (May 2003) can emulate an output-queued switch only with two parallel switches. The MIOQ switch requires no speedup and provides an exact emulation of an output-queued switch with a broad class of service scheduling algorithms including FIFO, weighted fair queueing (WFQ) and strict priority queueing regardless of incoming traffic pattern and switch size. First, we show that an N /spl times/ N MIOQ switch with a (2, 2)-dimensional crossbar fabric can exactly emulate an N /spl times/ N output-queued switch. For this purpose, we propose the stable strategic alliance (SSA) algorithm that can produce a stable many-to-many assignment, and then apply it to the scheduling of an MIOQ switch. Next, we prove that a (2, 2)-dimensional crossbar fabric can be implemented by two N /spl times/ N crossbar switches in parallel for an N /spl times/ N MIOQ switch. For a proper operation of two crossbar switches in parallel, each input-output pair matched by the SSA algorithm must be mapped to one of two crossbar switches. For this mapping, we propose a simple algorithm that requires at most 2N steps for all matched input-output pairs. In addition, to relieve the implementation burden of N input buffers being accessed simultaneously, we propose a buffering scheme called redundant buffering which requires two memory devices instead of N physically-separate memories.
Starting Page	1135
Ending Page	1146
File Size	834246
Page Count	12
File Format	PDF
ISBN	0780383559
ISSN	0743166X
DOI	10.1109/INFCOM.2004.1357000
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-03-07
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Impedance matching Switches Scheduling algorithm Fabrics Traffic control Laboratories Emulation Bandwidth Aggregates Memory architecture
Content Type	Text
Resource Type	Article
Subject	Computer Science Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Matching output queueing with a multiple input/output-queued switch

Matching output queueing with a combined input output queued switch

Matching output queueing with a combined input/output-queued switch

Matching output queueing with a combined input output queued switch (1999)

A novel highly-scalable matching policy for input-queued switches with multiclass traffic

Matching output queueing with a multiple input/output-queued switch

Matching Output Queueing with a Combined Input Output Queued Switch (1998)

Matching output queueing with a combined input output queued switch (1998).

On guaranteed smooth scheduling for input-queued switches

Matching output queueing with a multiple input/output-queued switch

Similar Documents

Matching output queueing with a multiple input/output-queued switch

Matching output queueing with a combined input output queued switch

Matching output queueing with a combined input/output-queued switch

Matching output queueing with a combined input output queued switch (1999)

A novel highly-scalable matching policy for input-queued switches with multiclass traffic

Matching output queueing with a multiple input/output-queued switch

Matching Output Queueing with a Combined Input Output Queued Switch (1998)

Matching output queueing with a combined input output queued switch (1998).

On guaranteed smooth scheduling for input-queued switches

Matching output queueing with a multiple input/output-queued switch