NDLI: Near-optimal delay constrained routing in virtual circuit networks

Content Provider	IEEE Xplore Digital Library
Author	Hong-Hsu Yen Lin, F.Y.-S.
Copyright Year	2001
Description	Author affiliation: Dept. of Inf. Manage., Nat. Taiwan Univ., Taipei, Taiwan (Hong-Hsu Yen)
Abstract	An essential issue in designing, operating and managing a modern network is to assure end-to-end quality-of-service (QoS) from users' perspective, and in the meantime to optimize a certain "average" performance objective from the system's perspective. We consider the problem of minimizing the average cross-network packet delay in virtual circuit networks subject to an end-to-end delay constraint for each origin-destination user pair. The problem is formulated as a multicommodity network flow problem with integer routing decision variables, where additional end-to-end delay constraints are considered. The difficulties of this problem result from the integrality nature and particularly the nonconvexity associated with the end-to-end delay constraints. The basic approach to the algorithm development is Lagrangean relaxation in conjunction with number of optimization-based heuristics. In the computational experiments, it is shown that the proposed algorithm calculates solutions which are within 1% and 3% of optimal solutions under lightly and heavily loaded conditions, respectively, in minutes of CPU time for networks with up to 26 nodes.
Sponsorship	IEEE Comput. Soc. IEEE Commun. Soc
Starting Page	750
Ending Page	756
File Size	486205
Page Count	7
File Format	PDF
ISBN	0780370163
ISSN	0743166X
DOI	10.1109/INFCOM.2001.916265
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-04-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Intelligent networks Circuits Quality of service Lagrangian functions Added delay Computer network management Asynchronous transfer mode Information management Quality management
Content Type	Text
Resource Type	Article
Subject	Computer Science Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Routing virtual circuits with timing requirements in virtual path based ATM networks

Virtual path assignment and virtual circuit routing in ATM networks

Smart permanent virtual circuits in asynchronous transfer mode networks

A scalable virtual circuit routing scheme for ATM networks

Dynamic routing in homogenous ATM networks using genetic algorithms

On statistical multiplexing, traffic mixes, and VP management

A model for virtual tree bandwidth allocation in ATM networks

Routing in virtual path based ATM networks

Near-optimal delay constrained routing in virtual circuit networks (2001).

Near-optimal delay constrained routing in virtual circuit networks

Similar Documents

Routing virtual circuits with timing requirements in virtual path based ATM networks

Virtual path assignment and virtual circuit routing in ATM networks

Smart permanent virtual circuits in asynchronous transfer mode networks

A scalable virtual circuit routing scheme for ATM networks

Dynamic routing in homogenous ATM networks using genetic algorithms

On statistical multiplexing, traffic mixes, and VP management

A model for virtual tree bandwidth allocation in ATM networks

Routing in virtual path based ATM networks

Near-optimal delay constrained routing in virtual circuit networks (2001).

Near-optimal delay constrained routing in virtual circuit networks