NDLI: Generating synchronous timed descriptions of digital receivers from dynamic data flow system level configuration

Please wait, while we are loading the content...

Proceedings European Design and Test Conference. ED & TC 97

Proceedings ED&TC European Design and Test Conference

Proceedings the European Design and Test Conference. ED&TC 1995

Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC

Synthesis of application-specific multiprocessor systems

Signal transition graph transformations for initializability

Multilevel logic synthesis of very high complexity circuits

A redefinable symbolic simulation technique for testability design rules checking

Functional tests for ring-address SRAM-type FIFOs

A model-based approach to analog fault diagnosis using techniques from optimisation

Physical modeling of linearity errors for the diagnosis of high resolution R-2R D/A converters

Software implementation and statistical optimization of some electronic component's lifetime

Distributed fault simulation for sequential circuits by pattern partitioning

An optimizable model for process independent symbolic design

AREAL: automated reasoning expert for analogue layout

Estimation of simultaneous switching power and ground noise of static CMOS combinational circuits

From behavioral description to systolic array based architectures

Design of a real time geometric classifier

"Underground capacitors"/spl minus/Very efficient decoupling for high performance UHF signal processing ICs

The Russian EDA standards activities

Control path oriented verification of sequential generic circuits with control and data path

Clean formal semantics for VHDL

System-level modeling and verification: a comprehensive design methodology

Efficient calculation of Boolean relations for multi-level logic optimization

Timing analysis of combinational circuits using ADDs

A stepwise refinement data path synthesis procedure for easy testability

Synthesis of self-testable controllers

Efficient implementations of self-checking multiply and divide arrays

An efficient yield optimization method using a two step linear approximation of circuit performance

An accurate time-domain current waveform simulator for VLSI circuits

Variable accuracy device modeling for event-driven circuit simulation

Logic and fault simulation by cellular automata

A reduced-swing data transmission scheme for resistive bus lines in VLSIs

An overview of analogue optimisation using "AD-OPT"

A graphical approach to analogue behavioural modelling

A methodology for analog design automation in mixed-signal ASICs

Gate-delay fault test with conventional scan-design

Effectiveness of a variable sampling time strategy for delay fault diagnosis

Efficient path identification for delay testing /spl minus/ time and space optimization

TRANS: a fast and memory-efficient path delay fault simulator

Signal type optimisation in the design of time-multiplexed DSP architectures

Scheduling with environmental constraints based on automata representations

Optimal scheduling and software pipelining of repetitive signal flow graphs with delay line optimization

Component selection, scheduling and control schemes for high level synthesis

High-level design validation using algorithmic debugging

A development environment for the cosynthesis of embedded software/hardware systems

Interactive system-level partitioning with PARTIF

A system-design methodology: executable-specification refinement

M-testability: an approach for data-path testability evaluation

Probability analysis for CMOS floating gate faults

Fault modeling and defect level projections in digital ICs

Non-tree routing

Cell height driven transistor sizing in a cell based module design

A method for reducing power consumption of CMOS logic based on signal transition probability

An efficient router for 2-D field programmable gate array

On design rule correct maze routing

A genetic algorithm for the Steiner Problem in a graph

Synthesis of system-level bus interfaces

Interface controller synthesis from requirement specifications

A generalized signal transition graph model for specification of complex interfaces

A study of undetectable non-feedback shorts for the purpose of physical-DFT

Test of bridging faults in scan-based sequential circuits

Transforming sequential logic in digital CMOS ICs for voltage and I/sub DDQ/ testing

Analysis of bridging defects in sequential CMOS circuits and their current testability

Taking advantage of high level functional information to refine timing analysis and timing information

A new model to uniformly represent the function and timing of MOS circuits and its application to VHDL simulation

Towards incorporating device parameter variations in timing analysis

Predicting circuit performance using circuit-level statistical timing analysis

Optimization of address generator hardware

Optimal operation scheduling using resource lower bound estimations

An algorithm for generation of behavioral shape functions

Synthesis of sequential machines with reduced testing cost

Synthesis of delay-verifiable two-level circuits

BIST test pattern generators for stuck-open and delay testing

A new BIST approach for delay fault testing

A synthesis method for mixed synchronous/asynchronous behavior

Genesis: a behavioral synthesis system for hierarchical testability

Transforming linear systems for joint latency and throughput optimization

An algorithm for array variable clustering

Design of a digital neural chip: application to optical character recognition by neural network

A VLSI implementation of parallel fast Fourier transform

PLFP256 a pipelined Fourier processor

Implementation of a CORDIC processor for CFFT computation in gallium arsenide technology

Boundary scan testing combined with power supply current monitoring

Random testing of interconnects in a boundary scan environment

Self testable boards with standard IEEE 1149.5 module test and maintenance (MTM) bus interface

Symbolic algorithms to calculate steady-state probabilities of a finite state machine

An extended OBDD representation for extended FSMs

Nondeterministic finite-state machines and sequential don't cares

State minimization of pseudo non-deterministic FSMs

Direct synthesis of hazard-free asynchronous circuits from STGs based on lock relation and MG-decomposition approach

A hierarchical approach to fault collapsing

Generating test patterns for bridge faults in CMOS ICs

Modeling of broken connections faults in CMOS ICs

A functionality fault model: feasibility and applications

An OBDD-representation of statecharts

A state space decomposition algorithm for approximate FSM traversal

Bug identification of a real chip design by symbolic model checking

A fragmented register architecture and test advisor for BIST

Fine-grained concurrency in test scheduling for partial-intrusion BIST

Signature analysis for sequential circuits with reset

A low cost BIST methodology and associated novel test pattern generator

FPGA partitioning for critical paths

High-level synthesis of digital circuits by finding fixpoints

Introduction of permissible bridges with application to logic optimization after technology mapping

Delay reduction by segment substitution

Switched current sigma-delta A/D converter for a CMOS subscriber line analog front end

Advanced analog circuit design on a digital Sea-of-Gates Array

ICM2 IC: A new ATM switching element for 2.48 Gb/s communications

Logic synthesis and verification of the CPU and caches of a mainframe system

A functional approach to delay faults test generation for sequential circuits

TORSIM: An efficient fault simulator for synchronous sequential circuits

Application of simple genetic algorithms to sequential circuit test generation

Instruction-set matching and selection for DSP and ASIP code generation

Maximizing the throughput of high performance DSP applications using behavioral transformations

Control flow optimization for fast system simulation and storage minimization /spl lsqb/real-time multidimensional signal processing/spl rsqb/

Taking advantage of ASICs to improve dependability with very low overheads /spl lsqb/PLC/spl rsqb/

Design of a high complexity superscalar microprocessor with the portable IDPS ASIC library

Design and implementation of a high-performance, modular, sorting engine

Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC

Boolean manipulation with free BDD's. First experimental results

Incorporating the controller effects during register transfer level synthesis

Automatic synthesis of BISTed data paths from high level specification

HANDICAP/spl minus/a system for design consulting

Flow management requirements of a test harness for testing the reliability of an electronic CAD system

Distributed computing, automatic design, and error recovery in the Ulysses II framework

Minimizing ROBDD size of incompletely specified multiple output functions

Testability of circuits derived from functional decision diagrams

Generating synchronous timed descriptions of digital receivers from dynamic data flow system level configuration

A suggestion for accelerating the analog fault simulation

Generating synchronous timed descriptions of digital receivers from dynamic data flow system level configuration

Content Provider	IEEE Xplore Digital Library
Author	Zepter, P. Grotker, T.
Copyright Year	1994
Description	Author affiliation: Aachen Univ. of Technol., Germany (Zepter, P.; Grotker, T.)
Abstract	The system and architecture design of digital receivers for high to medium throughput communication links and similar signal processing hardware has special characteristics. The algorithm development on the system level is performed using a data flow driven simulation tool. To shorten the turn-around time in the joint optimization of algorithm and architecture we developed the concept of a tool and library support for a smooth direct transition from the untimed system level dynamic data flow specification and simulation to a synchronous timed ASIC implementation using a hardware description language. Multiple and dynamic data rates can be converted. To reuse design knowledge a library of several generic implementations is provided, which should allow to cover various trade-offs for the particular functions. The timing interface of the library allows for introduction of timing and implementation-dependent information in terms of data rates, iteration intervals (i.e. the number of clock cycles between two data items), port related latencies and control conditions (for models with dynamic rates). The system incorporates algorithms for checking whether the system is consistent and deadlock-free as well as the computation of the arrival times for the data items on the edges. The main task in the implementation of the dynamic data flow is the automatic creation of the gated clock or control signal system to enable the correct setting of algorithmic states in the system. Furthermore algorithms for detecting the registers representing the algorithmic states (which are different from pipeline registers when dealing with dynamic subgraphs) and deciding on the feasibility of the implementation have been developed.<>
File Size	101590
File Format	PDF
ISBN	0818654104
DOI	10.1109/EDTC.1994.326923
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-02-28
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Synchronous generators Signal processing algorithms Libraries Timing Clocks Automatic control Signal design Throughput Digital signal processing Hardware
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in