NDLI: Advanced POC model-based Java instruction folding mechanism

Content Provider	IEEE Xplore Digital Library
Author	Kim, A. Chang, M.
Copyright Year	2000
Description	Author affiliation: Dept. of Comput. Sci., Illinois Inst. of Technol., Chicago, IL, USA (Kim, A.)
Abstract	Ever since Java was introduced world wide, the execution performance has always been a problem. As one of the solutions, a bytecode instruction folding process for Java processors was developed in a PicoJava model and a Producer, Operator and Consumer (POC) model, but it could not handle certain types of instruction sequences. In this paper, a new instruction folding scheme based on a new, advanced POC model is proposed and demonstrates improvement in bytecode execution. The proposed POC model is able to detect and fold all possible instruction sequence types dynamically in hardware, including a sequence that is separated by other bytecode instructions. SPEC JMV98 benchmark results show that the proposed POC model-based folder can save more than 90% of folding operations. In addition, a design of the proposed POC model-based folding process in hardware is much smaller and more efficient than traditional folding mechanisms.
Starting Page	332
Ending Page	338
File Size	547164
Page Count	7
File Format	PDF
ISBN	0769507808
ISSN	10896503
DOI	10.1109/EURMIC.2000.874650
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-09-05
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Java Hardware Field programmable gate arrays Computer science Internet Consumer electronics Face detection Software performance Computer languages Virtual machining
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Java Virtual Machine performance analysis with Java instruction level parallelism and advanced folding scheme

Hardware architecture for Java in a hardware/software co-design of the virtual machine

Enabling unrestricted automated synthesis of portable hardware accelerators for virtual machines

Codesign of embedded systems based on Java and reconfigurable hardware components

Rapid prototyping of a co-designed Java virtual machine

Hardware/software co-design of a Java virtual machine

A reconfigurable memory management core for Java applications

An Embedded Java Virtual Machine Using Network-on-Chip Design

Prototyping of a Java-embedded multimedia processor

Advanced POC model-based Java instruction folding mechanism

Similar Documents

Java Virtual Machine performance analysis with Java instruction level parallelism and advanced folding scheme

Hardware architecture for Java in a hardware/software co-design of the virtual machine

Enabling unrestricted automated synthesis of portable hardware accelerators for virtual machines

Codesign of embedded systems based on Java and reconfigurable hardware components

Rapid prototyping of a co-designed Java virtual machine

Hardware/software co-design of a Java virtual machine

A reconfigurable memory management core for Java applications

An Embedded Java Virtual Machine Using Network-on-Chip Design

Prototyping of a Java-embedded multimedia processor

Advanced POC model-based Java instruction folding mechanism