NDLI: Exploration of reconfigurable architectures: an empirical approach

Content Provider	IEEE Xplore Digital Library
Author	Ligon III, W.B. Ramachandran, U.
Copyright Year	1990
Description	Author affiliation: Coll. of Comput., Georgia Inst. of Technol., Atlanta, GA, USA (Ligon, W.B., III; Ramachandran, U.)
Abstract	An approach to designing computer architectures in which architectural features are analyzed for utility and cost with respect to the system software that uses them is applied to reconfigurable architectures. A notation for classifying reconfigurable architectures that covers three major areas of reconfigurable architecture design-processor reconfiguration, control reconfiguration, and connection reconfiguration-is presented. A simulator based on this notation, called the reconfigurable architecture workbench, is described. This has been used to study the effects of processor reconfiguration within the image-processing application domain. Experimental results showing that some types of processor reconfiguration provide significant speedup over parallel architectures without processor reconfiguration are presented. The engineering problems present in implementing processor reconfiguration are explored, and some solutions to these problems are suggested.<>
Starting Page	205
Ending Page	214
File Size	777381
Page Count	10
File Format	PDF
ISBN	0818620536
DOI	10.1109/FMPC.1990.89461
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-10-08
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reconfigurable architectures Computer architecture Parallel processing Process control Parallel architectures Application software Computer aided instruction Costs Computational modeling Analytical models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Decoupled vector architectures

A fast parallel Reed-Solomon decoder on a reconfigurable architecture

Automatic Selection of Application-Specific Reconfigurable Processor Extensions

A scalable parallel computational core for embedded processing

FleXilicon: a reconfigurable architecture for multimedia and wireless communications

On the Reconfiguration Costs of Models for Partially Reconfigurable FPGAs

Universal mechanisms for data-parallel architectures

Loop regularization for image and video processing on instruction level parallel architectures

/spl rho/: hierarchical modeling of parallel architectures

Exploration of reconfigurable architectures: an empirical approach

Similar Documents

Decoupled vector architectures

A fast parallel Reed-Solomon decoder on a reconfigurable architecture

Automatic Selection of Application-Specific Reconfigurable Processor Extensions

A scalable parallel computational core for embedded processing

FleXilicon: a reconfigurable architecture for multimedia and wireless communications

On the Reconfiguration Costs of Models for Partially Reconfigurable FPGAs

Universal mechanisms for data-parallel architectures

Loop regularization for image and video processing on instruction level parallel architectures

/spl rho/: hierarchical modeling of parallel architectures

Exploration of reconfigurable architectures: an empirical approach