NDLI: Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing

Content Provider	IEEE Xplore Digital Library
Author	Sass, R. Kritikos, W.V. Schmidt, A.G. Beeravolu, S. Beeraka, P.
Copyright Year	2007
Description	Author affiliation: North Carolina Univ., Charlotte (Sass, R.; Kritikos, W.V.; Schmidt, A.G.; Beeravolu, S.; Beeraka, P.)
Abstract	While medium- and large-sized computing centers have increasingly relied on clusters of commodity PC hardware to provide cost-effective capacity and capability, it is not clear that this technology will scale to the PetaFLOP range. It is expected that semiconductor technology will continue its exponential advancements over next fifteen years; however, new issues are rapidly emerging and the relative importance of current performance metrics are shifting. Future PetaFLOP architectures will require system designers to solve computer architecture problems ranging from how to house, power, and cool the machine, all the while remaining sensitive to cost. The reconfigurable computing cluster (RCC) project is a multi-institution, multi-disciplinary project investigating the use of Platform FPGAs to build cost-effective petascale computers. This paper describes the nascent project's objectives and a 64-node prototype cluster. Specifically, the aim is to provide an detailed motivation for the project, describe the design principles guiding development, and present a preliminary performance assessment. Microbenchmark results are reported to answer several pragmatic questions about key subsystems, including the system software, network performance, memory bandwidth, power consumption of nodes in the cluster. Results suggest that the approach is sound.
Starting Page	127
Ending Page	140
File Size	382778
Page Count	14
File Format	PDF
ISBN	9780769529400
DOI	10.1109/FCCM.2007.62
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Petascale computing Computer architecture Hardware Measurement Costs Field programmable gate arrays Software prototyping Prototypes System software Bandwidth
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Implementation of a Statically Reconfigurable Java Environment for Embedded Systems

Configuration Measurement for FPGA-based Trusted Platforms

A prototyping platform for virtual reconfigurable units

FPGA implementation of a reconfigurable microprocessor

Behavioral synthesis for FPGA-based computing

FPGA implementation of RSA public-key cryptographic coprocessor

FPGA-based reconfigurable computer systems

Hardware compilation for FPGA-based configurable computing machines

Optimizing Resources of an FPGA-based Smart Camera Architecture

Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing

Similar Documents

FPGA Implementation of a Statically Reconfigurable Java Environment for Embedded Systems

Configuration Measurement for FPGA-based Trusted Platforms

A prototyping platform for virtual reconfigurable units

FPGA implementation of a reconfigurable microprocessor

Behavioral synthesis for FPGA-based computing

FPGA implementation of RSA public-key cryptographic coprocessor

FPGA-based reconfigurable computer systems

Hardware compilation for FPGA-based configurable computing machines

Optimizing Resources of an FPGA-based Smart Camera Architecture

Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing