NDLI: LOCSTEP: a logic simulation based test generation procedure

Content Provider	IEEE Xplore Digital Library
Author	Pomeranz, I. Reddy, S.M.
Copyright Year	1995
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USA (Pomeranz, I.; Reddy, S.M.)
Abstract	We present a method to generate test sequences that detect large numbers of faults (close to or higher than the number of faults that can be detected by deterministic methods) at a cost which is significantly lower than any existing test generation procedure. The generated sequences can be used alone or as prefixes to deterministic test sequences. To generate the sequences, we study the test sequences generated by several deterministic test generation procedures. We show that when deterministic test sequences are applied, the fault free circuits go through sequences of state transitions that have distinct characteristics which are independent of the specific circuit considered. Test sequences with the same characteristics are generated by using logic simulation only on the fault free circuit and considering several random patterns as candidates for inclusion in the test sequence at every time unit. By fault simulating these sequences, we find that the fault coverage achieved is very close to the fault coverage achieved by deterministic sequences and sometimes even higher. In most cases the fault coverage is higher than the fault coverage achieved by nondeterministic procedures based on genetic optimization.<>
Starting Page	110
Ending Page	119
File Size	918491
Page Count	10
File Format	PDF
ISBN	0818670797
DOI	10.1109/FTCS.1995.466992
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-06-27
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic testing Circuit testing Circuit faults Fault detection Circuit simulation Costs Character generation Test pattern generators Logic circuits Genetics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

LOCSTEP: a logic-simulation-based test generation procedure

ACTIV-LOCSTEP: a test generation procedure based on logic simulation and fault activation

Test pattern generation for multiple stuck-at faults

Pattern sensitivity: a property to guide test generation for combinational circuits

On test vector reordering for combinational circuits

Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation

A scheduling problem in test generation

Test pattern generation system for delay faults using a high speed simulation processor 'SP'

Test Pattern Generation for Realistic Bridge Faults in CMOS ICs

LOCSTEP: a logic simulation based test generation procedure

Similar Documents

LOCSTEP: a logic-simulation-based test generation procedure

ACTIV-LOCSTEP: a test generation procedure based on logic simulation and fault activation

Test pattern generation for multiple stuck-at faults

Pattern sensitivity: a property to guide test generation for combinational circuits

On test vector reordering for combinational circuits

Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation

A scheduling problem in test generation

Test pattern generation system for delay faults using a high speed simulation processor 'SP'

Test Pattern Generation for Realistic Bridge Faults in CMOS ICs

LOCSTEP: a logic simulation based test generation procedure