NDLI: GEMINI-a logic system for fault diagnosis based on set functions

Please wait, while we are loading the content...

Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352)

Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224)

Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing

Proceedings of Annual Symposium on Fault Tolerant Computing

Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers

Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'.

Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing

FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing

[1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing

[1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium

[1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium

[1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers

[1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers

PODS revisited-a study of software failure behaviour

A large scale second generation experiment in multi-version software: description and early results

In search of effective diversity: a six-language study of fault-tolerant flight control software

A sequential circuit test generation using threshold-value simulation

Advanced automatic test pattern generation and redundancy identification techniques

Generating pattern sequences for the pseudo-exhaustive test of MOS-circuits

Volatile logging in n-fault-tolerant distributed systems

Approaches to implementation of a repairable distributed recovery block scheme

Fault tolerant concurrent C: a tool for writing fault tolerant distributed programs

Computational complexity of controllability/observability problems for combinational circuits

An iterative technique for calculating aliasing probability of linear feedback signature registers

RIDDLE: a foundation for test generation on a high level design description

Analysis of workload influence on dependability

Reliability analysis of non repairable systems using stochastic Petri nets

An open layered architecture for dependability analysis and its application

Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers. FTCS-18 (Cat. No.88CH2543-7)

FIAT-fault injection based automated testing environment

On simulating faults in parallel

Accelerated fault simulation by propagating disjoint fault-sets

A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits

Fault simulation in a multilevel environment: the MOZART approach

Modelling the influence of unreliable software in distributed computer systems

Dependability evaluation of software fault-tolerance

Experimental evaluation of software reliability growth models

A unified built-in-test scheme: UBIST

An implementation and analysis of a concurrent built-in self-test technique

An on-line error-detectable array divider with a redundant binary representation and a residue code

General linear codes for fault-tolerant matrix operations on processor arrays

Watchdog parity channels for digital filter protection

Robust search methods for B-trees

Saturation: reduced idleness for improved fault-tolerance

Agreeing on who is present and who is absent in a synchronous distributed system

An easily testable parallel multiplier

On the design of robust testable CMOS combinational logic circuits

The design of fast totally self-checking Berger code checkers based on Berger code partitioning

The implementation and application of micro rollback in fault-tolerant VLSI systems

Hardware and software fault tolerance: a unified architectural approach

The Delta-4 approach to dependability in open distributed computing systems

Fault tolerant parallel processor architecture overview

Almost certain diagnosis for intermittently faulty systems

On minimizing testing rounds for fault identification

A recursive procedure for optimally designing a hybrid fault diagnosable system

A probabilistic method for fault diagnosis of multiprocessor systems

Diagnostic reasoning in digital systems

GEMINI-a logic system for fault diagnosis based on set functions

Reliabilities of two fault-tolerant interconnection networks

Fault-tolerant BIBD networks

Disk dual copy methods and their performance

Reliable design of large crosspoint switching networks

Design and reconfiguration strategies for near-optimal k-fault-tolerant tree architectures

A fault-tolerant parallel processor modeled by a linear cellular automaton

Approaches for the repair of VLSI/WSI RRAMs by row/column deletion

Minimum fault coverage in reconfigurable arrays

Masking asymmetric line faults using semi-distance codes

An evaluation of system-level fault tolerance on the Intel hypercube multiprocessor

An efficient multi-dimensional grids reconfiguration algorithm on hypercube

The connectivity of hypergraph and the design of fault-tolerant multibus systems

Multiple stuck-at fault testability of self-testing checkers

GEMINI-a logic system for fault diagnosis based on set functions

Content Provider	IEEE Xplore Digital Library
Author	Rajski, J.
Copyright Year	1988
Description	Author affiliation: Dept. of Electr. Eng., McGill Univ., Montreal, Que., Canada (Rajski, J.)
Abstract	A logic system is described which is based on images and inverse images of sets under functions designed specifically to deduce logic values in circuits under multiple fault conditions. Pairs, or larger clusters, of input vectors are analyzed in a two-phase algorithm. First, in forward propagation, the sets of possible values (images) for all lines of a diagnosed circuit are determined. Next, in backward implication, the sets of values on internal lines are deduced (inverse images) based on the observed response. Any fault producing a value that does not belong to these sets is tested unconditionally.<>
Starting Page	292
Ending Page	297
File Size	422203
Page Count	6
File Format	PDF
ISBN	0818608676
DOI	10.1109/FTCS.1988.5334
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-06-27
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault diagnosis Circuit faults Boolean algebra Circuit testing Logic design Logic circuits Laboratories Algorithm design and analysis Clustering algorithms Circuit analysis
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in