NDLI: Simulation of software behavior under hardware faults

Content Provider	IEEE Xplore Digital Library
Author	Goswami, K.K. Iyer, R.K.
Copyright Year	1993
Description	Author affiliation: Center for Reliable & High-Performance Comput., Illinois Univ., Urbana, IL, USA (Goswami, K.K.)
Abstract	A simulation-based software-model that permits application specific dependability analysis in the early design stages is introduced. The model represents an application program by decomposing it into a graph model consisting of a set of nodes, a set of edges that probabilistically determine the flow from node to node, and a mapping of the nodes to memory. The software model simulates the execution of the program while errors are injected into the program's memory space. The model provides application-dependent parameters such as detection and propagation times and permits evaluation of function on system level error detection and recovery schemes. A case study illustrates the interaction between an application program and two detection schemes. Specifically, Gaussian elimination programs running on a Tandem Integrity S2 system with memory scrubbing are studied. Results from the simulation-based software model are validated with data measured from an actual Tandem Integrity S2 system. Application dependent coverage values obtained with the model are compared with those obtained via traditional schemes that assume uniform or ramp memory access patterns. For the authors' program, some coverage values obtained with the traditional approaches were found to be 100% larger than those obtained with the software model.
Starting Page	218
Ending Page	227
File Size	992956
Page Count	10
File Format	PDF
ISBN	0818636807
ISSN	07313071
DOI	10.1109/FTCS.1993.627325
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-06-22
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Application software Random access memory Computational modeling Analytical models NASA Delay Software systems Availability Software reliability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Simulation of Software Behavior Under Hardware Faults

Exploiting Behavior Models for Availability Analysis of Interactive Systems

Prediction for system reliability and availability

Component modeling for reliability analysis by simulation

Random Access Memory Faults Descriptions and Simulation using VHDL

Multi-layer memory resiliency

Memory latency in distributed shared-memory multiprocessors

Single Node On-Line Simulation of MPI Applications with SMPI

Memory modeling for system synthesis

Simulation of software behavior under hardware faults

Similar Documents

Simulation of Software Behavior Under Hardware Faults

Exploiting Behavior Models for Availability Analysis of Interactive Systems

Prediction for system reliability and availability

Component modeling for reliability analysis by simulation

Random Access Memory Faults Descriptions and Simulation using VHDL

Multi-layer memory resiliency

Memory latency in distributed shared-memory multiprocessors

Single Node On-Line Simulation of MPI Applications with SMPI

Memory modeling for system synthesis

Simulation of software behavior under hardware faults