NDLI: Towards evolvable IP cores for FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Sekanina, L.
Copyright Year	2003
Description	Author affiliation: Fac. of Inf. Technol., Brno Univ. of Technol., Czech Republic (Sekanina, L.)
Abstract	The paper deals with a new approach to the design of adaptive hardware using common field programmable gate arrays (FPGA). The ultimate aim is to develop evolvable IP (intellectual property) cores. The cores should be reused in the same way as ordinary IP cores are reused. In contrast to the conventional cores, the evolvable cores are able to perform autonomous evolution of their internal circuits. The cores should be available in the form of HDL source code, i.e. they should be synthesizable into any reconfigurable device of a sufficient capacity. The approach is based on implementation of a virtual reconfigurable circuit and a genetic unit in an ordinary FPGA. In the presented case study an adaptive image filter is designed, implemented and synthesized. The proposed idea of evolvable IP core could open the way towards defining a business model for evolvable hardware.
Sponsorship	NASA Dept. Defense (DoD)
Starting Page	145
Ending Page	154
File Size	333044
Page Count	10
File Format	PDF
ISBN	0769519776
DOI	10.1109/EH.2003.1217659
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Hardware Application software Design methodology Circuit synthesis Genetics Libraries Information technology Paper technology Adaptive arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis for FPGAs: an overview

On routine implementation of virtual evolvable devices using COMBO6

Generic Software Framework for Adaptive Applications on FPGAs

IP validation for FPGAs using Hardware Object Technology/sup TM/

A combinatorial digital circuit with evolutionary algorithm for evolvable hardware software codesign

A parameterized floating-point exponential function for FPGAs

Optimizing Logarithmic Arithmetic on FPGAs

Design of C++ class library and bit-serial compiler for variable-precision datapath synthesis on adaptive computing systems

Field programmable gate array based reconfigurable preprocessor

Towards evolvable IP cores for FPGAs

Similar Documents

Synthesis for FPGAs: an overview

On routine implementation of virtual evolvable devices using COMBO6

Generic Software Framework for Adaptive Applications on FPGAs

IP validation for FPGAs using Hardware Object Technology/sup TM/

A combinatorial digital circuit with evolutionary algorithm for evolvable hardware software codesign

A parameterized floating-point exponential function for FPGAs

Optimizing Logarithmic Arithmetic on FPGAs

Design of C++ class library and bit-serial compiler for variable-precision datapath synthesis on adaptive computing systems

Field programmable gate array based reconfigurable preprocessor

Towards evolvable IP cores for FPGAs