NDLI: Scalability problems of digital circuit evolution evolvability and efficient designs

Content Provider	IEEE Xplore Digital Library
Author	Vassilev, V.K. Miller, J.E.
Copyright Year	2000
Description	Author affiliation: Sch. of Comput., Napier Univ., Edinburgh, UK (Vassilev, V.K.)
Abstract	A major problem in the evolutionary design of combinational circuits is the problem of scale. This refers to the design of electronic circuits in which the number of gates required to implement the optimal circuit is too high to search the space of all designs in reasonable time, even by evolution. The reason is twofold: firstly, the size of the search space becomes enormous as the number of gates required to implement the circuit is increased, and secondly, the time required to calculate the fitness of a circuit grows as the size of the truth table of the circuit. This paper studies the evolutionary design of combinational circuits, particularly the three-bit multiplier circuit, in which the basic building blocks are small sub-circuits, modules inferred from other evolved designs. The structure of the resulting fitness landscapes is studied and it is shown that in general the principles of evolving digital circuits are scalable. Thus to evolve digital circuits using modules is faster, since the building blocks of the circuit are sub-circuits rather than two-input gates. This can also be a disadvantage, since the number of gates of the evolved designs grows as the size of the modules used.
Starting Page	55
Ending Page	64
File Size	311079
Page Count	10
File Format	PDF
ISBN	076950762X
DOI	10.1109/EH.2000.869342
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-07-15
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Scalability Digital circuits Electronic circuits Combinational circuits Circuit testing Computer science Electronic equipment testing Software testing Hardware Computer simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scalability Problems of Digital Circuit Evolution - Evolvability and Efficient Designs (2000)

Scalability Problems of Digital Circuit Evolution - Evolvability and Efficient Designs (2000)

On identifying don't care inputs of test patterns for combinational circuits

Assessing combinatorial interaction strategy for reverse engineering of combinational circuits

Digital circuit evolution for scalability

Digital integrated circuit testing for art historians and test experts

Formal verification of combinational circuits

Efficient simulation of oscillatory combinational loops

FAST-SC: Fast Fault Simulation in Synchronous Sequential circuits

Scalability problems of digital circuit evolution evolvability and efficient designs

Similar Documents

Scalability Problems of Digital Circuit Evolution - Evolvability and Efficient Designs (2000)

Scalability Problems of Digital Circuit Evolution - Evolvability and Efficient Designs (2000)

On identifying don't care inputs of test patterns for combinational circuits

Assessing combinatorial interaction strategy for reverse engineering of combinational circuits

Digital circuit evolution for scalability

Digital integrated circuit testing for art historians and test experts

Formal verification of combinational circuits

Efficient simulation of oscillatory combinational loops

FAST-SC: Fast Fault Simulation in Synchronous Sequential circuits

Scalability problems of digital circuit evolution evolvability and efficient designs