NDLI: Dual core architecture on FPGA as an integrated solution in the development of Telemedicine-capable devices

Content Provider	IEEE Xplore Digital Library
Author	Pinilla, J.P. Plata, S. Mantilla, O.A. Rodriguez, L.A.
Copyright Year	2014
Description	Author affiliation: Bioingenieria Fundacion Cardiovascular de Colombia Bucaramanga, Bucaramanga, Colombia (Pinilla, J.P.; Plata, S.; Mantilla, O.A.; Rodriguez, L.A.)
Abstract	Medical devices response is highly sensitive because of the dependence of human lives on them, thus common problems in electronics like synchronization and delays are often targeted to be reduced to its bare minimum. The use of FPGA ICs as co-processing slave modules for CPU chips in embedded systems is a common approach to solve these issues, not only among commercial medical equipment, but also in different industry sectors. This paper takes into account Medical Devices such as (Vital Signs Monitors) VSMs using this topology. Furthermore, a project at (Fundación Cardiovascular de Colombia) FCV to upgrade the PC-based systems used for Telemedicine services in Colombia, takes FPGAs as an integrated solution for an embedded system, achieving the replacement of the CPU and additional integrated circuits, with softcore architectures, IP cores, and hardware modules description. Moreover, critical applications such as medical devices need characteristics like real-time response and high accuracy in order to make health care personnel able to respond appropriately in case of an event. A working prototype, based on a Dual-Core architecture using the Nios II softcore processor running uC/OSII along with Video IP cores and custom hardware description for a 22kLE FPGA has been designed and implemented to create a VSM embedded system, with similar characteristics and behaviour to a commercial device, plus the advantages of higher integration, lower power consumption, WLAN, and WWAN connectivity.
Starting Page	1
Ending Page	5
File Size	1410269
Page Count	5
File Format	PDF
ISBN	9781479976669
DOI	10.1109/STSIVA.2014.7010128
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-17
Publisher Place	Colombia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded Software Protocols Embedded systems Biomedical telemetry Streaming media Hardware Batteries Field Programmable Gate Arrays Parallel architectures IP networks Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An embedded system of TCP/IP communication by using FPGA

A reconfigurable architecture for IP Multimedia Subsystem session setup

Secure communication protocol using embedded devices based on FPGA

Ethernet communication platform for synthesized devices in Xilinx FPGA

A hardware/software solution for embeddable FPGA

A versatile UDP/IP based PC ↔ FPGA communication platform

FPGA implementations of the massively parallel GCA model

Hardware-software co-design of embedded reconfigurable architectures

A resource-efficient multi-camera GigE vision IP core for embedded vision processing platforms

Dual core architecture on FPGA as an integrated solution in the development of Telemedicine-capable devices

Similar Documents

An embedded system of TCP/IP communication by using FPGA

A reconfigurable architecture for IP Multimedia Subsystem session setup

Secure communication protocol using embedded devices based on FPGA

Ethernet communication platform for synthesized devices in Xilinx FPGA

A hardware/software solution for embeddable FPGA

A versatile UDP/IP based PC ↔ FPGA communication platform

FPGA implementations of the massively parallel GCA model

Hardware-software co-design of embedded reconfigurable architectures

A resource-efficient multi-camera GigE vision IP core for embedded vision processing platforms

Dual core architecture on FPGA as an integrated solution in the development of Telemedicine-capable devices