NDLI: Future concepts for on-board timing subsystems for navigation satellites

Content Provider	IEEE Xplore Digital Library
Author	Felbach, D. Soualle, F. Stopfkuchen, L. Zenzinger, A.
Copyright Year	2010
Description	Author affiliation: Astrium GmbH, Muenchen, Germany (Felbach, D.; Soualle, F.; Stopfkuchen, L.; Zenzinger, A.)
Abstract	All signal generation and transmission frequencies in the payload of a navigation satellite are typically derived from a single 10.23 MHz master clock. In case of the current payload architecture of the Galileo or other Navigation System this Master Timing Reference (MTR) is synthesized in a Clock Monitoring and Control Unit (CMCU) based on one single atomic reference. To achieve this, in the current Galileo design the CMCU selects the active clock from a pool of two Rubidium Atomic Frequency Standards (RAFS) and two Passive H-Masers (PHM) and synthesizes the MTR from this source. A second atomic clock is kept in hot redundancy and monitored inside the CMCU for its phase drift against the active clock. However this concept does not provide any protection against misbehaviour of the sole active clock in case of unexpected high frequency drifts or frequency jumps. For this reason future concepts are under investigation at Astrium to derive the MTR simultaneously from multiple atomic clocks by composite clock methods supported by frequency jump detection algorithms. This paper describes the hardware concepts for current CMCUs as well as a next generation CMCU based on composite clock techniques including the multi-channel phase comparison system to provide the input source for the algorithms and the frequency synthesis to generate the MTR output frequency.
Starting Page	1
Ending Page	7
File Size	478181
Page Count	7
File Format	PDF
ISBN	9781467359702
e-ISBN	9781467359696
DOI	10.1109/EFTF.2010.6533704
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-13
Publisher Place	Netherlands
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in