NDLI: IC design course based on the Synopsys DesignWare ARC 600 processor core and 32/28nm Educational Design Kit

Content Provider	IEEE Xplore Digital Library
Author	Goldman, R. Bartleson, K. Wood, T. Watson, A. Melikyan, V. Babayan, E. Hakhverdyan, T.
Copyright Year	2014
Description	Author affiliation: Synopsys Inc., Mountain View, CA, USA (Goldman, R.; Bartleson, K.; Wood, T.; Watson, A.) \|\| Synopsys Armenia CJSC, Yerevan, Armenia (Melikyan, V.; Babayan, E.; Hakhverdyan, T.)
Abstract	Due to the rapid development times, device complexity, etc. of the semiconductor industry it is challenging for universities to teach modern Integrated Circuit (IC) design. In particular, universities lack access to the necessary semiconductor technology data required to implement educational projects, as this information is normally proprietary. Additionally, access to state-of-the-art designs is also usually not available in the university environment. This paper presents an IC design course developed with the $DesignWare^{®}$ $ARC^{®}$ 600 Academic [1] processor core and the Synopsys 32/28nm Educational Design Kit (EDK) [2] available to universities through the Synopsys University Program. The course provides students with theoretical knowledge and practical experience in designing real ICs.
Sponsorship	IEEE Educ. Soc.
Starting Page	66
Ending Page	69
File Size	341277
Page Count	4
File Format	PDF
ISSN	21615330
e-ISBN	9781479943807
DOI	10.1109/IEDEC.2014.6784682
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	ARC 600 core Synthesis Microprocessors Computer architecture Educational institutions DesignWare ARC Processors Libraries Verification EDK Standards Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

32/28nm Educational Design Kit: Capabilities, deployment and future

Teaching IC design with the ARM Cortex-M0 DesignStart processor and Synopsys 90nm Educational Design Kit

Power optimization approach of ORCA processor for 32/28nm technology node

28nm high- metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor

Compiler processor tradeoffs for DISVLIW architecture

High speed DDR2/3 PHY and dual CPU core design for 28nm SoC

State Retention Validation of C66X DSP Core

Functional verification of enhanced risc processor.

Synopsys' open educational design kit: Capabilities, deployment and future

IC design course based on the Synopsys DesignWare ARC 600 processor core and 32/28nm Educational Design Kit

Similar Documents

32/28nm Educational Design Kit: Capabilities, deployment and future

Teaching IC design with the ARM Cortex-M0 DesignStart processor and Synopsys 90nm Educational Design Kit

Power optimization approach of ORCA processor for 32/28nm technology node

28nm high- metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor

Compiler processor tradeoffs for DISVLIW architecture

High speed DDR2/3 PHY and dual CPU core design for 28nm SoC

State Retention Validation of C66X DSP Core

Functional verification of enhanced risc processor.

Synopsys' open educational design kit: Capabilities, deployment and future

IC design course based on the Synopsys DesignWare ARC 600 processor core and 32/28nm Educational Design Kit