NDLI: Understanding performance-resource dependency by thread slicing and curve fitting

Content Provider	IEEE Xplore Digital Library
Author	Yang Hua Zheng Cai Ping Zhou Zhen Hui Zhuang Wei Pan Zhuo Jin
Copyright Year	2011
Description	Author affiliation: School of Computer Science and Technology, Shenyang Aerospace University, 110136, China (Yang Hua; Zhou Zhen Hui; Zhuang Wei; Pan Zhuo Jin) \|\| Tianjin Zhongke Blue Whale Information Tech. Co., Ltd, 300384, China (Zheng Cai Ping)
Abstract	Various programs or threads, even diverse segments within one thread, differ greatly in their intrinsic performance and resource requirement. Pursuing for the highest performance potential usually leads to over-design and over-supply in most circumstances, consuming more chip size and power. This problem is exacerbated in chip multithreading architectures, where several threads execute on-chip simultaneously, by the fact that inappropriate inter-thread resource competing and sharing probably result in resource misuse. The ultimate reason for the issue lies in the absence of mathematical approach to represent the performance-resource dependency quantitatively. In this paper, we take the rename-register-file, a representative storage resource, for instance to study the performance-resource dependency features and create a straightforward, accurate, and applicable model by thread slicing and curve fitting. The model contains just four parameters but perfectly matches the benchmarks of the SPEC CPU2000 suite. We conclude with a prospective on its application in explicit, on-demand resource allocation and precise performance control.
Starting Page	17
Ending Page	22
File Size	5911024
Page Count	6
File Format	PDF
ISBN	9781457715860
e-ISBN	9781457715877
DOI	10.1109/ICCSNT.2011.6181900
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-12-24
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instruction sets Benchmark testing Resource Registers Preformance Mathematical model Resource management Curve fitting Dependency model Thread
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Characterizing thread placement in the IBM POWER7 processor

Using Multiple Threads to Accelerate Single Thread Performance

Thread allocation directed by performance-power tradeoff in NoC-based CMPs

Resource efficiency and equity in chip Multithreading architecture

A Novel Predictive and Self -- Adaptive Dynamic Thread Pool Management

Warp-level divergence in GPUs: Characterization, impact, and mitigation

ALLARM: Optimizing sparse directories for thread-local data

Quantifying Thread Vulnerability for Multicore Architectures

Reducing instruction memory energy consumption by using Instruction Buffer and after scheduling analysis

Understanding performance-resource dependency by thread slicing and curve fitting

Similar Documents

Characterizing thread placement in the IBM POWER7 processor

Using Multiple Threads to Accelerate Single Thread Performance

Thread allocation directed by performance-power tradeoff in NoC-based CMPs

Resource efficiency and equity in chip Multithreading architecture

A Novel Predictive and Self -- Adaptive Dynamic Thread Pool Management

Warp-level divergence in GPUs: Characterization, impact, and mitigation

ALLARM: Optimizing sparse directories for thread-local data

Quantifying Thread Vulnerability for Multicore Architectures

Reducing instruction memory energy consumption by using Instruction Buffer and after scheduling analysis

Understanding performance-resource dependency by thread slicing and curve fitting