NDLI: Open event machine: A multi-core run-time designed for performance

Content Provider	IEEE Xplore Digital Library
Author	Moerman, F.
Copyright Year	2014
Description	Author affiliation: Texas Instrum., Commun. Infrastruct., Cagnes-sur-Mer, France (Moerman, F.)
Abstract	The early generations of TI's multi-core DSPs had limited support for multi-core programming. Programmers typically looked at those DSPs as "multiple single-core DSPs in a single package". The integration effectively allowed achieving more revenue for a given area and power budget and SW reuse allowed keeping the development cost low. The KeyStone family gathers the latest generations of multi-core DSPs. All members of the KeyStone family are built around the Multicore Navigator. This new multi-core infrastructure makes it possible to further reduce the cost per channel by enabling multicore programming. The Open Event Machine (OpenEM) is a multi-core runtime system developed for the KeyStone family. The main missions of OpenEM are to enable efficient scheduling, dispatching and load balancing of work across the cores of a KeyStone device, as well as efficient high-speed communication between KeyStone devices. This paper describes the operation and illustrates the performance of OpenEM.
Starting Page	41
Ending Page	45
File Size	837835
Page Count	5
File Format	PDF
ISBN	9781479968411
e-ISBN	9781479968435
DOI	10.1109/EDERC.2014.6924355
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-11
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multicore processing Instruction sets Operating systems Random access memory Load management Payloads Message systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A design approach for predictable and efficient multi-core processor for avionics

Memory Affinity: Balancing Performance, Power, Thermal and Fairness for Multi-core Systems

Performance Variability of SPECCPU 2006 programs in Multi-core systems

Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors

Partially Separated Page Tables for Efficient Operating System Assisted Hierarchical Memory Management on Heterogeneous Architectures

A Stream Reassembly Mechanism Based on DPI

An efficient load balancing method for multi-core systems with asymmetric memory architectures

Time-predictable DRAM access scheduling algorithms for real-time multicore processors

High Performance Flow Feature Extraction with Multi-core Processors

Open event machine: A multi-core run-time designed for performance

Similar Documents

A design approach for predictable and efficient multi-core processor for avionics

Memory Affinity: Balancing Performance, Power, Thermal and Fairness for Multi-core Systems

Performance Variability of SPECCPU 2006 programs in Multi-core systems

Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors

Partially Separated Page Tables for Efficient Operating System Assisted Hierarchical Memory Management on Heterogeneous Architectures

A Stream Reassembly Mechanism Based on DPI

An efficient load balancing method for multi-core systems with asymmetric memory architectures

Time-predictable DRAM access scheduling algorithms for real-time multicore processors

High Performance Flow Feature Extraction with Multi-core Processors

Open event machine: A multi-core run-time designed for performance