NDLI: Design of binary search ADC using N comparators

Content Provider	IEEE Xplore Digital Library
Author	Bhai, Shah Palash Manish Gaonkar, Dattatraya N.
Copyright Year	2016
Description	Author affiliation: Electrical and Electronics Engineering Department, National Institute of Technology, Karnataka, Surathkal, India (Bhai, Shah Palash Manish; Gaonkar, Dattatraya N.)
Abstract	In this paper, an Analog to Digital Converter (ADC) based on binary-search algorithm is proposed. Existing binary-search based ADC design requires 2N-1 comparators for an N-bit ADC while the proposed design requires only N comparators. This ADC uses a switching network made up of static logic gates and MOSFET switches for predicting the reference voltage for the comparators. The proof-of-concept 3-bit ADC only consists of a reference ladder, 3 comparators, 6 n-MOSFET switches and 6 logic gates. The proposed 3-bit prototype was simulated using TINA-TI simulation software. The functionality of the ADC was ensured by giving sine and ramp input to the ADC. Also, the settling time of the ADC for different input voltage ranges was found out by giving step input to the ADC.
Starting Page	499
Ending Page	502
File Size	315769
Page Count	4
File Format	PDF
e-ISBN	9781479917693
DOI	10.1109/CMI.2016.7413798
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-08
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET Conferences Prototypes Comparators Switches Logic gates Analog to digital converter Decoding Reference switching network Voltage control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count

N bit asynchronous binary search analog to digital converter using n comparator.

A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators

A switched-current algorithmic analog-to-digital converter

Design of 8-bit SAR-ADC CMOS

Six-bit, reusable comparator stage-based asynchronous binary-search SAR ADC using smart switching network

Digital to analog converter for the analog front end of the WiMAX applications

Analog computation methods with the help of analog and pseudo-digital carry signals

A power effective 5-bit 600 MS/s binary-search ADC with simplified switching

Design of binary search ADC using N comparators

Similar Documents

An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count

N bit asynchronous binary search analog to digital converter using n comparator.

A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators

A switched-current algorithmic analog-to-digital converter

Design of 8-bit SAR-ADC CMOS

Six-bit, reusable comparator stage-based asynchronous binary-search SAR ADC using smart switching network

Digital to analog converter for the analog front end of the WiMAX applications

Analog computation methods with the help of analog and pseudo-digital carry signals

A power effective 5-bit 600 MS/s binary-search ADC with simplified switching

Design of binary search ADC using N comparators