NDLI: Security evaluation and optimization of the delay-based dual-rail pre-charge logic in presence of early evaluation of data

Content Provider	IEEE Xplore Digital Library
Author	Bongiovanni, Simone Scotti, Giuseppe Trifiletti, Alessandro
Copyright Year	2013
Description	Author affiliation: Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Sapienza Università di Roma, Rome, Italy (Bongiovanni, Simone; Scotti, Giuseppe; Trifiletti, Alessandro)
Abstract	Delay-based Dual-rail Pre-charge Logic (DDPL) has been introduced for counteracting power analysis attacks. Basically DDPL allows to achieve a constant power consumption for each data transition even in presence of capacitive load mismatches, thanks to an asynchronous two-phases evaluation. Unlikely other secure logic styles, in DDPL the clock frequency does not fix the security level since it depends on the value of the delay Δ between the complementary signals, which can be designed to be lower than 1ns using current CMOS technologies. However no works exist in which the DPA-resistance of DDPL is tested in presence of early evaluation, due to the different arrival times of the signals. The aim of this work is to provide and validate through transistor level simulations a theoretical model of the variations of the delay Δ during the evaluation phase for each possible data configuration in order to assess the effect of the early evaluation in DDPL, and to design early evaluation free DDPL gates. Moreover a case study crypto-core implemented both with basic and optimized DDPL gates has been designed in which a Correlation Frequency Power Analysis (CFPA) attack is mounted so to detect any leakage on simulated current traces.
Starting Page	1
Ending Page	12
File Size	2674676
Page Count	12
File Format	PDF
ISBN	9789897581311
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-29
Publisher Place	Iceland
Access Restriction	Subscribed
Rights Holder	SCITEPRESS
Subject Keyword	Power demand Early Evaluation Effect Smart Cards Cryptographic Hardware Security Differential Power Analysis (DPA) Dual-rail Pre-charge Logic (DPL) VLSI Design Hiding Countermeasure Side Channel Attacks Logic gates Capacitance Delays Transistors Cryptography Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Simulated power analysis attacks on a DDPL crypto-core without routing constraints

A flip-flop implementation for the DPA-resistant Delay-based Dual-rail Pre-charge Logic family

A novel countermeasure for power attacks

A low power secure logic style to counteract differential power analysis attacks

Shall we trust WDDL?

Design of Delay Based Dual Rail Precharge Logic to reduce DPA attacks

Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics

A DPA-resistant self-timed three-phase dual-rail pre-charge logic family

Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs

Security evaluation and optimization of the delay-based dual-rail pre-charge logic in presence of early evaluation of data

Similar Documents

Simulated power analysis attacks on a DDPL crypto-core without routing constraints

A flip-flop implementation for the DPA-resistant Delay-based Dual-rail Pre-charge Logic family

A novel countermeasure for power attacks

A low power secure logic style to counteract differential power analysis attacks

Shall we trust WDDL?

Design of Delay Based Dual Rail Precharge Logic to reduce DPA attacks

Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics

A DPA-resistant self-timed three-phase dual-rail pre-charge logic family

Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs

Security evaluation and optimization of the delay-based dual-rail pre-charge logic in presence of early evaluation of data