NDLI: Design and simulation of high-k gate all-around structure in SB-GN MOSFET(Ge) using TCAD

Content Provider	IEEE Xplore Digital Library
Author	Vijayan, E.R. Kirubaraj, A.A.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron., Commun. Eng., Karunya Univ., Coimbatore, India (Vijayan, E.R.) \|\| Dept. of Electron. & Commun., Karunya Univ., Coimbatore, India (Kirubaraj, A.A.)
Abstract	Germanium has been considered as an attractive substitute channel material, due to its high carrier mobility and low tunneling mass. The main features of schottky barrier MOSFET are low parasitic resistance, reduced off-state current, and elimination of bipolar action. In this paper, we modeled P-type schottky barrier germanium nanowire (SB-GN) MOSFET using TCAD in 12nm and 40nm technology, replacing both source and drain as metal. The superior property of germanium in SB-GN MOSFET shows, increased on-state current of 120 μA and off-state current of 70 pA in 40nm technology. Also by scaling the transistor sizing to 12nm, we get higher on-state current of 3.33 mA and less off-state current of 17.6 pA. The designed gate all-around structure gives better channel control and greater drive current than conventional germanium based MOSFET (planar). The study shows, the variation in oxide thickness results in increased device performance and better Ion/Ioff ratio in the order of $10^{6}.$ Higher performance, reduced off-state current and increased on-state current in SB-GN MOSFET can be used in memory, high current driven devices, solar controllers etc.
Starting Page	95
Ending Page	97
File Size	387200
Page Count	3
File Format	PDF
e-ISBN	9781479985531
DOI	10.1109/GCCT.2015.7342630
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-23
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Semiconductor device modeling MOSFET Schottky barriers Schottky barrier germanium nanowire (SB-GN) Logic gates Tunneling Germanium Germanium (Ge)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in