NDLI: A Pure Combinational Logic Gate Based Forward Converter for New Five Moduli Set RNS

Content Provider	IEEE Xplore Digital Library
Author	Boruah, D. Saikia, M.
Copyright Year	2015
Description	Author affiliation: Dept. of Comput. Sci. & Eng., NERIST, Nirjuli, India (Boruah, D.; Saikia, M.)
Abstract	Choosing a proper moduli set for Residue Number System based building blocks greatly affects the performance of the whole system. The prevalent issue is that as the number of moduli increases the speed of the residue arithmetic units increases, whereas the forward converters (Binary to Residue converters) and Reverse converters (Residue to Binary converters) become slower and more complex. Different moduli sets with efficient converter are proposed by researchers. One of the most well formed special moduli set is $\\^{2^{n}$ - 1, $2^{n},$ $2^{n}$ + 1}. However some applications like cryptography algorithms require a very large dynamic range which cannot be achieved efficiently using the special moduli sets that consists of three or four moduli. When the required dynamic range is very large, these moduli have to be large, which results in lower performance of the arithmetic units in each modulo channel. In that case, the best solution is to use many small moduli (five or more) to represent the large dynamic range efficiently. In this paper a new novel five moduli set $\\^{2^{n}$ - 1, $2^{n},$ $2^{n}$ + 1, $2^{n+1}$ - 1, $2^{n-1}$ - 1} for even n with its forward conversion circuits are proposed. The proposed moduli set have a dynamic range that can represent up to 5n - 1 bits while keeping the moduli small enough and the converters efficient.
Starting Page	301
Ending Page	307
File Size	352422
Page Count	7
File Format	PDF
ISBN	9781479917334
e-ISBN	9781479917341
DOI	10.1109/ICACCE.2015.93
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-01
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Combinational logic gate Heuristic algorithms Moduli set Dynamic range Parallel processing Forward converter Cryptography Adders Read only memory Residue Number System
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in